Home
last modified time | relevance | path

Searched refs:DPCSSYS_CR3_LANE1_ANA_TX_MISC2__tx_peaking_lvl_MASK (Results 1 – 2 of 2) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/include/asic_reg/dpcs/
H A Ddpcs_4_2_0_sh_mask.h68396 #define DPCSSYS_CR3_LANE1_ANA_TX_MISC2__tx_peaking_lvl_MASK … macro
H A Ddpcs_4_2_2_sh_mask.h68594 #define DPCSSYS_CR3_LANE1_ANA_TX_MISC2__tx_peaking_lvl_MASK … macro