Home
last modified time | relevance | path

Searched refs:SDMA1_STATUS_REG__MC_RD_IDLE__SHIFT (Results 1 – 12 of 12) sorted by relevance

/openbsd/sys/dev/pci/drm/amd/include/asic_reg/sdma1/
H A Dsdma1_4_0_sh_mask.h498 #define SDMA1_STATUS_REG__MC_RD_IDLE__SHIFT 0x13 macro
H A Dsdma1_4_2_2_sh_mask.h500 #define SDMA1_STATUS_REG__MC_RD_IDLE__SHIFT macro
H A Dsdma1_4_2_sh_mask.h496 #define SDMA1_STATUS_REG__MC_RD_IDLE__SHIFT macro
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/oss/
H A Doss_2_0_sh_mask.h1464 #define SDMA1_STATUS_REG__MC_RD_IDLE__SHIFT 0x13 macro
H A Doss_2_4_sh_mask.h1626 #define SDMA1_STATUS_REG__MC_RD_IDLE__SHIFT 0x13 macro
H A Doss_3_0_1_sh_mask.h2144 #define SDMA1_STATUS_REG__MC_RD_IDLE__SHIFT 0x13 macro
H A Doss_3_0_sh_mask.h2448 #define SDMA1_STATUS_REG__MC_RD_IDLE__SHIFT 0x13 macro
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/sdma/
H A Dsdma_4_4_0_sh_mask.h3003 #define SDMA1_STATUS_REG__MC_RD_IDLE__SHIFT macro
/openbsd/sys/dev/pci/drm/amd/include/asic_reg/gc/
H A Dgc_11_0_0_sh_mask.h2709 #define SDMA1_STATUS_REG__MC_RD_IDLE__SHIFT macro
H A Dgc_10_1_0_sh_mask.h2978 #define SDMA1_STATUS_REG__MC_RD_IDLE__SHIFT macro
H A Dgc_11_0_3_sh_mask.h2778 #define SDMA1_STATUS_REG__MC_RD_IDLE__SHIFT macro
H A Dgc_10_3_0_sh_mask.h3087 #define SDMA1_STATUS_REG__MC_RD_IDLE__SHIFT macro