Home
last modified time | relevance | path

Searched refs:ValOp (Results 1 – 5 of 5) sorted by relevance

/openbsd/gnu/llvm/llvm/lib/Target/Hexagon/
H A DHexagonConstPropagation.cpp2692 const MachineOperand &ValOp = MI.getOperand(TakeOp); in evaluateHexCondMove() local
2696 if (ValOp.isImm()) { in evaluateHexCondMove()
2697 int64_t V = ValOp.getImm(); in evaluateHexCondMove()
2705 if (ValOp.isReg()) { in evaluateHexCondMove()
2706 RegisterSubReg R(ValOp); in evaluateHexCondMove()
H A DHexagonSplitDouble.cpp638 MachineOperand &ValOp = Load ? MI->getOperand(0) in splitMemRef() local
641 UUPairMap::const_iterator F = PairMap.find(ValOp.getReg()); in splitMemRef()
H A DHexagonBitSimplify.cpp1954 MachineOperand &ValOp = MI->getOperand(2); in genStoreUpperHalf() local
1955 BitTracker::RegisterRef RS = ValOp; in genStoreUpperHalf()
1965 ValOp.setReg(H.Reg); in genStoreUpperHalf()
1966 ValOp.setSubReg(H.Sub); in genStoreUpperHalf()
/openbsd/gnu/llvm/llvm/lib/Transforms/Scalar/
H A DSROA.cpp899 Value *ValOp = SI.getValueOperand(); in visitStoreInst() local
900 if (ValOp == *U) in visitStoreInst()
905 if (isa<ScalableVectorType>(ValOp->getType())) in visitStoreInst()
908 uint64_t Size = DL.getTypeStoreSize(ValOp->getType()).getFixedValue(); in visitStoreInst()
926 assert((!SI.isSimple() || ValOp->getType()->isSingleValueType()) && in visitStoreInst()
928 handleLoadOrStore(ValOp->getType(), SI, Offset, Size, SI.isVolatile()); in visitStoreInst()
/openbsd/gnu/llvm/llvm/lib/CodeGen/SelectionDAG/
H A DLegalizeVectorTypes.cpp6955 SDValue ValOp = GetWidenedVector(ST->getValue()); in GenWidenVectorStores() local
6960 EVT ValVT = ValOp.getValueType(); in GenWidenVectorStores()
7004 SDValue EOp = DAG.getNode(ISD::EXTRACT_SUBVECTOR, dl, NewVT, ValOp, in GenWidenVectorStores()
7018 SDValue VecOp = DAG.getNode(ISD::BITCAST, dl, NewVecVT, ValOp); in GenWidenVectorStores()