/dports/multimedia/v4l-utils/linux-5.13-rc2/arch/xtensa/include/asm/ |
H A D | initialize_mmu.h | 32 #define CA_WRITEBACK (_PAGE_CA_WB | _PAGE_HW_WRITE | _PAGE_HW_EXEC) macro 34 #define CA_WRITEBACK (0x4) macro
|
/dports/multimedia/v4l_compat/linux-5.13-rc2/arch/xtensa/include/asm/ |
H A D | initialize_mmu.h | 32 #define CA_WRITEBACK (_PAGE_CA_WB | _PAGE_HW_WRITE | _PAGE_HW_EXEC) macro 34 #define CA_WRITEBACK (0x4) macro
|
/dports/multimedia/libv4l/linux-5.13-rc2/arch/xtensa/include/asm/ |
H A D | initialize_mmu.h | 32 #define CA_WRITEBACK (_PAGE_CA_WB | _PAGE_HW_WRITE | _PAGE_HW_EXEC) macro 34 #define CA_WRITEBACK (0x4) macro
|
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot/arch/xtensa/cpu/ |
H A D | start.S | 43 #define CA_WRITEBACK (0x7) macro 45 #define CA_WRITEBACK (0x4) macro
|
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/arch/xtensa/cpu/ |
H A D | start.S | 43 #define CA_WRITEBACK (0x7) macro 45 #define CA_WRITEBACK (0x4) macro
|
/dports/sysutils/u-boot-olinuxino-lime2-emmc/u-boot-2021.07/arch/xtensa/cpu/ |
H A D | start.S | 43 #define CA_WRITEBACK (0x7) macro 45 #define CA_WRITEBACK (0x4) macro
|
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/arch/xtensa/cpu/ |
H A D | start.S | 43 #define CA_WRITEBACK (0x7) macro 45 #define CA_WRITEBACK (0x4) macro
|
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot/arch/xtensa/cpu/ |
H A D | start.S | 43 #define CA_WRITEBACK (0x7) macro 45 #define CA_WRITEBACK (0x4) macro
|
/dports/sysutils/u-boot-cubieboard2/u-boot-2021.07/arch/xtensa/cpu/ |
H A D | start.S | 43 #define CA_WRITEBACK (0x7) macro 45 #define CA_WRITEBACK (0x4) macro
|
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/arch/xtensa/cpu/ |
H A D | start.S | 43 #define CA_WRITEBACK (0x7) macro 45 #define CA_WRITEBACK (0x4) macro
|
/dports/sysutils/u-boot-cubieboard/u-boot-2021.07/arch/xtensa/cpu/ |
H A D | start.S | 43 #define CA_WRITEBACK (0x7) macro 45 #define CA_WRITEBACK (0x4) macro
|
/dports/sysutils/u-boot-firefly-rk3399/u-boot-2021.07/arch/xtensa/cpu/ |
H A D | start.S | 43 #define CA_WRITEBACK (0x7) macro 45 #define CA_WRITEBACK (0x4) macro
|
/dports/sysutils/u-boot-a13-olinuxino/u-boot-2021.07/arch/xtensa/cpu/ |
H A D | start.S | 43 #define CA_WRITEBACK (0x7) macro 45 #define CA_WRITEBACK (0x4) macro
|
/dports/sysutils/u-boot-sopine/u-boot-2021.07/arch/xtensa/cpu/ |
H A D | start.S | 43 #define CA_WRITEBACK (0x7) macro 45 #define CA_WRITEBACK (0x4) macro
|
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/arch/xtensa/cpu/ |
H A D | start.S | 43 #define CA_WRITEBACK (0x7) macro 45 #define CA_WRITEBACK (0x4) macro
|
/dports/sysutils/u-boot-qemu-arm64/u-boot-2021.07/arch/xtensa/cpu/ |
H A D | start.S | 43 #define CA_WRITEBACK (0x7) macro 45 #define CA_WRITEBACK (0x4) macro
|
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot/arch/xtensa/cpu/ |
H A D | start.S | 43 #define CA_WRITEBACK (0x7) macro 45 #define CA_WRITEBACK (0x4) macro
|
/dports/sysutils/u-boot-olimex-a20-som-evb/u-boot-2021.07/arch/xtensa/cpu/ |
H A D | start.S | 43 #define CA_WRITEBACK (0x7) macro 45 #define CA_WRITEBACK (0x4) macro
|
/dports/sysutils/u-boot-nanopi-neo/u-boot-2021.07/arch/xtensa/cpu/ |
H A D | start.S | 43 #define CA_WRITEBACK (0x7) macro 45 #define CA_WRITEBACK (0x4) macro
|
/dports/sysutils/u-boot-nanopi-r4s/u-boot-2021.07/arch/xtensa/cpu/ |
H A D | start.S | 43 #define CA_WRITEBACK (0x7) macro 45 #define CA_WRITEBACK (0x4) macro
|
/dports/sysutils/u-boot-bananapi/u-boot-2021.07/arch/xtensa/cpu/ |
H A D | start.S | 43 #define CA_WRITEBACK (0x7) macro 45 #define CA_WRITEBACK (0x4) macro
|
/dports/sysutils/u-boot-wandboard/u-boot-2021.07/arch/xtensa/cpu/ |
H A D | start.S | 43 #define CA_WRITEBACK (0x7) macro 45 #define CA_WRITEBACK (0x4) macro
|
/dports/sysutils/u-boot-chip/u-boot-2021.07/arch/xtensa/cpu/ |
H A D | start.S | 43 #define CA_WRITEBACK (0x7) macro 45 #define CA_WRITEBACK (0x4) macro
|
/dports/emulators/qemu-utils/qemu-4.2.1/roms/u-boot/arch/xtensa/cpu/ |
H A D | start.S | 43 #define CA_WRITEBACK (0x7) macro 45 #define CA_WRITEBACK (0x4) macro
|
/dports/sysutils/u-boot-clearfog/u-boot-2021.07/arch/xtensa/cpu/ |
H A D | start.S | 43 #define CA_WRITEBACK (0x7) macro 45 #define CA_WRITEBACK (0x4) macro
|