Home
last modified time | relevance | path

Searched defs:MSR_PR (Results 1 – 25 of 103) sorted by relevance

12345

/dports/lang/python27/Python-2.7.18/Lib/plat-aix3/
H A DIN.py12 MSR_PR = 0x4000 variable
/dports/lang/python-legacy/Python-2.7.18/Lib/plat-aix3/
H A DIN.py12 MSR_PR = 0x4000 variable
/dports/lang/python-legacy/Python-2.7.18/Lib/plat-aix4/
H A DIN.py12 MSR_PR = 0x4000 variable
/dports/lang/python27/Python-2.7.18/Lib/plat-aix4/
H A DIN.py12 MSR_PR = 0x4000 variable
/dports/emulators/qemu42/qemu-4.2.1/roms/skiboot/include/
H A Dprocessor.h28 #define MSR_PR PPC_BIT(49) /* Problem state */ macro
/dports/emulators/qemu5/qemu-5.2.0/roms/skiboot/include/
H A Dprocessor.h28 #define MSR_PR PPC_BIT(49) /* Problem state */ macro
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/roms/skiboot/include/
H A Dprocessor.h28 #define MSR_PR PPC_BIT(49) /* Problem state */ macro
/dports/emulators/fs-uae/fs-uae-3.1.35/src/ppc/pearpc/cpu/
H A Dcommon.h175 #define MSR_PR (1<<14) macro
/dports/emulators/qemu-utils/qemu-4.2.1/roms/skiboot/include/
H A Dprocessor.h28 #define MSR_PR PPC_BIT(49) /* Problem state */ macro
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/skiboot/include/
H A Dprocessor.h28 #define MSR_PR PPC_BIT(49) /* Problem state */ macro
/dports/emulators/qemu60/qemu-6.0.0/roms/skiboot/include/
H A Dprocessor.h28 #define MSR_PR PPC_BIT(49) /* Problem state */ macro
/dports/emulators/qemu/qemu-6.2.0/roms/skiboot/include/
H A Dprocessor.h16 #define MSR_PR PPC_BIT(49) /* Problem state */ macro
/dports/emulators/qemu60/qemu-6.0.0/roms/openbios/include/arch/ppc/
H A Dprocessor.h50 #define MSR_PR (1<<14) /* 17: Privilege Level */ macro
/dports/emulators/mess/mame-mame0226/src/devices/cpu/powerpc/
H A Dppccom.h275 #define MSR_PR 0x00004000 /* Problem State */ macro
/dports/emulators/qemu42/qemu-4.2.1/roms/openbios/include/arch/ppc/
H A Dprocessor.h50 #define MSR_PR (1<<14) /* 17: Privilege Level */ macro
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/roms/openbios/include/arch/ppc/
H A Dprocessor.h50 #define MSR_PR (1<<14) /* 17: Privilege Level */ macro
/dports/emulators/qemu-utils/qemu-4.2.1/roms/openbios/include/arch/ppc/
H A Dprocessor.h50 #define MSR_PR (1<<14) /* 17: Privilege Level */ macro
/dports/emulators/mame/mame-mame0226/src/devices/cpu/powerpc/
H A Dppccom.h275 #define MSR_PR 0x00004000 /* Problem State */ macro
/dports/emulators/qemu5/qemu-5.2.0/roms/openbios/include/arch/ppc/
H A Dprocessor.h50 #define MSR_PR (1<<14) /* 17: Privilege Level */ macro
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/openbios/include/arch/ppc/
H A Dprocessor.h50 #define MSR_PR (1<<14) /* 17: Privilege Level */ macro
/dports/emulators/qemu/qemu-6.2.0/roms/openbios/include/arch/ppc/
H A Dprocessor.h50 #define MSR_PR (1<<14) /* 17: Privilege Level */ macro
/dports/emulators/qemu-utils/qemu-4.2.1/roms/u-boot-sam460ex/arch/powerpc/include/asm/
H A Dprocessor.h30 #define MSR_PR (1<<14) /* Problem State / Privilege Level */ macro
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot-sam460ex/arch/powerpc/include/asm/
H A Dprocessor.h30 #define MSR_PR (1<<14) /* Problem State / Privilege Level */ macro
/dports/sysutils/u-boot-olinuxino-lime2-emmc/u-boot-2021.07/arch/powerpc/include/asm/
H A Dprocessor.h28 #define MSR_PR (1<<14) /* Problem State / Privilege Level */ macro
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/arch/powerpc/include/asm/
H A Dprocessor.h28 #define MSR_PR (1<<14) /* Problem State / Privilege Level */ macro

12345