Searched defs:Offset0 (Results 1 – 10 of 10) sorted by relevance
| /openbsd/gnu/llvm/llvm/lib/Target/ARM/ |
| H A D | ARMHazardRecognizer.cpp | 192 int64_t Offset0 = 0; in getHazardType() local
|
| /openbsd/gnu/llvm/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUISelDAGToDAG.cpp | 1127 bool AMDGPUDAGToDAGISel::isDSOffset2Legal(SDValue Base, unsigned Offset0, in isDSOffset2Legal()
1146 SDValue &Offset0, in SelectDS64Bit4ByteAligned()
1152 SDValue &Offset0, in SelectDS128Bit8ByteAligned()
1158 SDValue &Offset0, SDValue &Offset1, in SelectDSReadWrite2()
|
| H A D | SIInstrInfo.cpp | 173 int64_t &Offset0, in areLoadsFromSameBasePtr()
332 unsigned Offset0 = Offset0Op->getImm(); in getMemOperandsWithOffsetWidth() local
525 int64_t Offset0, int64_t Offset1, in shouldScheduleLoadsNear()
3274 int64_t Offset0, Offset1; in checkInstOffsetsDoNotOverlap() local
|
| H A D | AMDGPUInstructionSelector.cpp | 1545 unsigned Offset0 = OrderedCountIndex << 2; in selectDSOrderedIntrinsic() local
4276 bool AMDGPUInstructionSelector::isDSOffset2Legal(Register Base, int64_t Offset0, in isDSOffset2Legal()
|
| H A D | SIISelLowering.cpp | 7299 unsigned Offset0 = OrderedCountIndex << 2; in LowerINTRINSIC_W_CHAIN() local
|
| /openbsd/gnu/llvm/llvm/lib/Target/Hexagon/ |
| H A D | HexagonSubtarget.cpp | 397 int64_t Offset0; in apply() local
|
| H A D | HexagonISelLoweringHVX.cpp | 2196 SDValue Offset0 = DAG.getTargetConstant(0, dl, ty(Base)); in LowerHvxMaskedOp() local
|
| /openbsd/gnu/llvm/llvm/lib/Analysis/ |
| H A D | ConstantFolding.cpp | 1304 APInt Offset0(IndexWidth, 0); in ConstantFoldCompareInstOperands() local
|
| /openbsd/gnu/llvm/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | DAGCombiner.cpp | 17043 const APInt &Offset0 = CN->getAPIntValue(); in CombineToPreIndexedLoadStore() local
19231 int64_t Offset0 = LoadNodes[0].OffsetFromBase; in tryStoreMergeOfLoads() local
|
| /openbsd/gnu/llvm/llvm/lib/Target/X86/ |
| H A D | X86ISelLowering.cpp | 8547 bool Offset0 = false, Offset1 = false; in getFauxShuffleMask() local
|