Home
last modified time | relevance | path

Searched defs:RegPressure (Results 1 – 25 of 86) sorted by relevance

1234

/dports/devel/llvm10/llvm-10.0.1.src/include/llvm/CodeGen/
H A DResourcePriorityQueue.h52 std::vector<unsigned> RegPressure; variable
H A DMachineScheduler.h403 IntervalPressure RegPressure; variable
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/
H A DResourcePriorityQueue.h52 std::vector<unsigned> RegPressure; variable
/dports/devel/tinygo/tinygo-0.14.1/llvm-project/llvm/include/llvm/CodeGen/
H A DResourcePriorityQueue.h52 std::vector<unsigned> RegPressure; variable
/dports/devel/llvm90/llvm-9.0.1.src/include/llvm/CodeGen/
H A DResourcePriorityQueue.h52 std::vector<unsigned> RegPressure; variable
/dports/devel/llvm80/llvm-8.0.1.src/include/llvm/CodeGen/
H A DResourcePriorityQueue.h53 std::vector<unsigned> RegPressure; variable
/dports/devel/llvm70/llvm-7.0.1.src/include/llvm/CodeGen/
H A DResourcePriorityQueue.h53 std::vector<unsigned> RegPressure; variable
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/llvm/include/llvm/CodeGen/
H A DResourcePriorityQueue.h52 std::vector<unsigned> RegPressure; variable
H A DMachineScheduler.h406 IntervalPressure RegPressure; variable
/dports/devel/wasi-libcxx/llvm-project-13.0.1.src/llvm/include/llvm/CodeGen/
H A DResourcePriorityQueue.h52 std::vector<unsigned> RegPressure; variable
H A DMachineScheduler.h407 IntervalPressure RegPressure; variable
/dports/devel/llvm-cheri/llvm-project-37c49ff00e3eadce5d8703fdc4497f28458c64a8/llvm/include/llvm/CodeGen/
H A DResourcePriorityQueue.h52 std::vector<unsigned> RegPressure; variable
H A DMachineScheduler.h406 IntervalPressure RegPressure; variable
/dports/graphics/llvm-mesa/llvm-13.0.1.src/include/llvm/CodeGen/
H A DResourcePriorityQueue.h52 std::vector<unsigned> RegPressure; variable
H A DMachineScheduler.h407 IntervalPressure RegPressure; variable
/dports/devel/llvm12/llvm-project-12.0.1.src/llvm/include/llvm/CodeGen/
H A DResourcePriorityQueue.h52 std::vector<unsigned> RegPressure; variable
/dports/devel/llvm11/llvm-11.0.1.src/include/llvm/CodeGen/
H A DResourcePriorityQueue.h52 std::vector<unsigned> RegPressure; variable
/dports/lang/rust/rustc-1.58.1-src/src/llvm-project/llvm/include/llvm/CodeGen/
H A DResourcePriorityQueue.h52 std::vector<unsigned> RegPressure; variable
/dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/llvm/include/llvm/CodeGen/
H A DResourcePriorityQueue.h52 std::vector<unsigned> RegPressure; variable
/dports/devel/wasi-compiler-rt13/llvm-project-13.0.1.src/llvm/include/llvm/CodeGen/
H A DResourcePriorityQueue.h52 std::vector<unsigned> RegPressure; variable
/dports/devel/wasi-compiler-rt12/llvm-project-12.0.1.src/llvm/include/llvm/CodeGen/
H A DResourcePriorityQueue.h52 std::vector<unsigned> RegPressure; variable
/dports/devel/llvm13/llvm-project-13.0.1.src/llvm/include/llvm/CodeGen/
H A DResourcePriorityQueue.h52 std::vector<unsigned> RegPressure; variable
/dports/security/clamav-lts/clamav-0.103.5/libclamav/c++/llvm/include/llvm/Target/
H A DTargetMachine.h77 RegPressure, // Scheduling for lowest register pressure. enumerator
/dports/devel/wasi-libcxx/llvm-project-13.0.1.src/llvm/lib/CodeGen/
H A DMachineLICM.cpp145 SmallVector<unsigned, 8> RegPressure; member in __anond79774340111::MachineLICMBase
/dports/graphics/llvm-mesa/llvm-13.0.1.src/lib/CodeGen/
H A DMachineLICM.cpp145 SmallVector<unsigned, 8> RegPressure; member in __anonfb7d75ca0111::MachineLICMBase

1234