| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/ |
| H A D | AArch64MIPeepholeOpt.cpp | 151 static bool splitBitmaskImm(T Imm, unsigned RegSize, T &Imm1Enc, T &Imm2Enc) { in splitBitmaskImm()
204 T &Imm1) -> std::optional<OpcodePair> { in visitAND()
330 static bool splitAddSubImm(T Imm, unsigned RegSize, T &Imm0, T &Imm1) { in splitAddSubImm()
375 T &Imm1) -> std::optional<OpcodePair> { in visitADDSUB()
412 T &Imm1) -> std::optional<OpcodePair> { in visitADDSSUBS()
488 unsigned RegSize = sizeof(T) * 8; in splitTwoPartImm() local
|
| H A D | AArch64FastISel.cpp | 1670 unsigned RegSize; in emitLogicalOp_ri() local
4102 unsigned RegSize = Is64Bit ? 64 : 32; in emitLSL_ri() local
4205 unsigned RegSize = Is64Bit ? 64 : 32; in emitLSR_ri() local
4321 unsigned RegSize = Is64Bit ? 64 : 32; in emitASR_ri() local
|
| H A D | AArch64FrameLowering.cpp | 3322 auto RegSize = TRI->getRegSizeInBits(Reg, MRI) / 8; in determineCalleeSaves() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Mips/ |
| H A D | MipsFrameLowering.cpp | 127 unsigned RegSize = TRI.getSpillSize(*TRI.getMinimalPhysRegClass(*R)); in estimateStackSize() local
|
| H A D | MipsSEFrameLowering.cpp | 198 unsigned RegSize) { in expandLoadACC()
223 unsigned RegSize) { in expandStoreACC()
|
| H A D | MipsCallLowering.cpp | 413 unsigned RegSize = 4; in lowerFormalArguments() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/X86/ |
| H A D | X86TileConfig.cpp | 179 unsigned RegSize = TRI->getRegSizeInBits(*MRI.getRegClass(R)); in INITIALIZE_PASS_DEPENDENCY() local
|
| H A D | X86InstrInfo.cpp | 7559 unsigned RegSize = TRI.getRegSizeInBits(*RC); in isNonFoldablePartialRegisterLoad() local
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/AsmPrinter/ |
| H A D | DwarfExpression.cpp | 138 unsigned RegSize = TRI.getRegSizeInBits(*RC); in addMachineReg() local
291 unsigned RegSize = 0; in addMachineRegExpression() local
|
| /freebsd/contrib/llvm-project/llvm/utils/TableGen/ |
| H A D | InfoByHwMode.h | 185 unsigned RegSize; member
|
| H A D | RegisterInfoEmitter.cpp | 1065 uint32_t RegSize = 0; in runMCDesc() local
|
| /freebsd/contrib/llvm-project/clang/lib/Basic/Targets/ |
| H A D | X86.h | 240 bool validateGlobalRegisterVariable(StringRef RegName, unsigned RegSize, in validateGlobalRegisterVariable()
794 bool validateGlobalRegisterVariable(StringRef RegName, unsigned RegSize, in validateGlobalRegisterVariable()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/CSKY/ |
| H A D | CSKYFrameLowering.cpp | 429 auto RegSize = TRI->getRegSizeInBits(Reg, MRI) / 8; in determineCalleeSaves() local
|
| /freebsd/contrib/llvm-project/clang/lib/CodeGen/Targets/ |
| H A D | AArch64.cpp | 565 int RegSize = IsIndirect ? 8 : TySize.getQuantity(); in EmitAAPCSVAArg() local
|
| H A D | PPC.cpp | 454 CharUnits RegSize = CharUnits::fromQuantity((isInt || IsSoftFloatABI) ? 4 : 8); in EmitVAArg() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/SystemZ/ |
| H A D | SystemZFrameLowering.cpp | 1034 unsigned RegSize = 8; in assignCalleeSavedSpillSlots() local
1496 const unsigned RegSize = MF.getDataLayout().getPointerSize(); in determineFrameLayout() local
|
| H A D | SystemZInstrInfo.cpp | 931 unsigned RegSize = 0; member
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/MCTargetDesc/ |
| H A D | AArch64AddressingModes.h | 213 static inline bool processLogicalImmediate(uint64_t Imm, unsigned RegSize, in processLogicalImmediate()
|
| /freebsd/contrib/llvm-project/llvm/include/llvm/CodeGen/ |
| H A D | TargetRegisterInfo.h | 241 unsigned RegSize, SpillSize, SpillAlignment; member
|
| /freebsd/contrib/llvm-project/llvm/lib/CodeGen/GlobalISel/ |
| H A D | Utils.cpp | 496 unsigned RegSize = RegTy.getSizeInBits(); in extractParts() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/ARM/ |
| H A D | ARMFrameLowering.cpp | 558 int RegSize; in sizeOfSPAdjustment() local
|
| /freebsd/contrib/llvm-project/clang/include/clang/Basic/ |
| H A D | TargetInfo.h | 1152 unsigned RegSize, in validateGlobalRegisterVariable()
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/Hexagon/ |
| H A D | HexagonISelLowering.cpp | 857 unsigned RegSize = RegVT.getSizeInBits(); in LowerFormalArguments() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64InstructionSelector.cpp | 4528 unsigned RegSize = Ty.getSizeInBits(); in emitTST() local
|
| /freebsd/contrib/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPULegalizerInfo.cpp | 326 unsigned RegSize = Ty.getSizeInBits(); in isLoadStoreSizeLegal() local
|