/dports/emulators/qemu-utils/qemu-4.2.1/roms/u-boot-sam460ex/drivers/spi/ |
H A D | bfin_spi.c | 97 # define SPI0_CTL SPI_CTL in spi_setup_slave() macro
|
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot-sam460ex/drivers/spi/ |
H A D | bfin_spi.c | 97 # define SPI0_CTL SPI_CTL in spi_setup_slave() macro
|
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/roms/u-boot-sam460ex/drivers/spi/ |
H A D | bfin_spi.c | 97 # define SPI0_CTL SPI_CTL in spi_setup_slave() macro
|
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot-sam460ex/drivers/spi/ |
H A D | bfin_spi.c | 97 # define SPI0_CTL SPI_CTL in spi_setup_slave() macro
|
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot-sam460ex/drivers/spi/ |
H A D | bfin_spi.c | 97 # define SPI0_CTL SPI_CTL in spi_setup_slave() macro
|
/dports/emulators/qemu/qemu-6.2.0/roms/u-boot-sam460ex/drivers/spi/ |
H A D | bfin_spi.c | 97 # define SPI0_CTL SPI_CTL in spi_setup_slave() macro
|
/dports/emulators/qemu60/qemu-6.0.0/roms/u-boot-sam460ex/drivers/spi/ |
H A D | bfin_spi.c | 97 # define SPI0_CTL SPI_CTL in spi_setup_slave() macro
|
/dports/sysutils/u-boot-utilite/u-boot-2015.07/drivers/spi/ |
H A D | bfin_spi.c | 106 # define SPI0_CTL SPI_CTL macro
|
/dports/sysutils/u-boot-utilite/u-boot-2015.07/arch/blackfin/include/asm/mach-bf518/ |
H A D | BF512_def.h | 54 #define SPI0_CTL 0xFFC00500 /* SPI0 Control Register */ macro
|
/dports/devel/arm-none-eabi-newlib/newlib-2.4.0/libgloss/bfin/include/ |
H A D | defBF59x_base.h | 89 #define SPI0_CTL 0xFFC00500 /* SPI0 Control Register */ macro
|
H A D | defBF535.h | 339 #define SPI0_CTL 0xFFC03000 /* SPI0 Control Register */ macro
|
/dports/sysutils/u-boot-utilite/u-boot-2015.07/arch/blackfin/include/asm/mach-bf506/ |
H A D | BF504_def.h | 49 #define SPI0_CTL 0xFFC00500 /* SPI0 Control Register */ macro
|
/dports/sysutils/u-boot-utilite/u-boot-2015.07/arch/blackfin/include/asm/mach-bf538/ |
H A D | BF538_def.h | 75 #define SPI0_CTL 0xFFC00500 macro
|
/dports/emulators/qemu-utils/qemu-4.2.1/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf548/ |
H A D | ADSP-EDN-BF547-extended_def.h | 854 #define SPI0_CTL 0xFFC00500 /* SPI0 Control Register */ macro
|
H A D | ADSP-EDN-BF542-extended_def.h | 1165 #define SPI0_CTL 0xFFC00500 /* SPI0 Control Register */ macro
|
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf548/ |
H A D | ADSP-EDN-BF547-extended_def.h | 854 #define SPI0_CTL 0xFFC00500 /* SPI0 Control Register */ macro
|
H A D | ADSP-EDN-BF542-extended_def.h | 1165 #define SPI0_CTL 0xFFC00500 /* SPI0 Control Register */ macro
|
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf548/ |
H A D | ADSP-EDN-BF547-extended_def.h | 854 #define SPI0_CTL 0xFFC00500 /* SPI0 Control Register */ macro
|
H A D | ADSP-EDN-BF542-extended_def.h | 1165 #define SPI0_CTL 0xFFC00500 /* SPI0 Control Register */ macro
|
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf548/ |
H A D | ADSP-EDN-BF547-extended_def.h | 854 #define SPI0_CTL 0xFFC00500 /* SPI0 Control Register */ macro
|
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf548/ |
H A D | ADSP-EDN-BF547-extended_def.h | 854 #define SPI0_CTL 0xFFC00500 /* SPI0 Control Register */ macro
|
H A D | ADSP-EDN-BF542-extended_def.h | 1165 #define SPI0_CTL 0xFFC00500 /* SPI0 Control Register */ macro
|
/dports/emulators/qemu/qemu-6.2.0/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf548/ |
H A D | ADSP-EDN-BF547-extended_def.h | 854 #define SPI0_CTL 0xFFC00500 /* SPI0 Control Register */ macro
|
/dports/sysutils/u-boot-utilite/u-boot-2015.07/arch/blackfin/include/asm/mach-bf548/ |
H A D | ADSP-EDN-BF547-extended_def.h | 850 #define SPI0_CTL 0xFFC00500 /* SPI0 Control Register */ macro
|
/dports/emulators/qemu60/qemu-6.0.0/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf548/ |
H A D | ADSP-EDN-BF547-extended_def.h | 854 #define SPI0_CTL 0xFFC00500 /* SPI0 Control Register */ macro
|