1 /*
2  * Copyright 2012-15 Advanced Micro Devices, Inc.
3  *
4  * Permission is hereby granted, free of charge, to any person obtaining a
5  * copy of this software and associated documentation files (the "Software"),
6  * to deal in the Software without restriction, including without limitation
7  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
8  * and/or sell copies of the Software, and to permit persons to whom the
9  * Software is furnished to do so, subject to the following conditions:
10  *
11  * The above copyright notice and this permission notice shall be included in
12  * all copies or substantial portions of the Software.
13  *
14  * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
15  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
16  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
17  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
18  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
19  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
20  * OTHER DEALINGS IN THE SOFTWARE.
21  *
22  * Authors: AMD
23  *
24  */
25 
26 #ifndef __DAL_AMDGPU_DM_MST_TYPES_H__
27 #define __DAL_AMDGPU_DM_MST_TYPES_H__
28 
29 #define DP_BRANCH_DEVICE_ID_90CC24 0x90CC24
30 
31 #define SYNAPTICS_RC_COMMAND       0x4B2
32 #define SYNAPTICS_RC_RESULT        0x4B3
33 #define SYNAPTICS_RC_LENGTH        0x4B8
34 #define SYNAPTICS_RC_OFFSET        0x4BC
35 #define SYNAPTICS_RC_DATA          0x4C0
36 
37 #define DP_BRANCH_VENDOR_SPECIFIC_START 0x50C
38 
39 /**
40  * Panamera MST Hub detection
41  * Offset DPCD 050Eh == 0x5A indicates cascaded MST hub case
42  * Check from beginning of branch device vendor specific field (050Ch)
43  */
44 #define IS_SYNAPTICS_PANAMERA(branchDevName) (((int)branchDevName[4] & 0xF0) == 0x50 ? 1 : 0)
45 #define BRANCH_HW_REVISION_PANAMERA_A2 0x10
46 #define SYNAPTICS_CASCADED_HUB_ID  0x5A
47 #define IS_SYNAPTICS_CASCADED_PANAMERA(devName, data) ((IS_SYNAPTICS_PANAMERA(devName) && ((int)data[2] == SYNAPTICS_CASCADED_HUB_ID)) ? 1 : 0)
48 
49 #define PBN_FEC_OVERHEAD_MULTIPLIER_8B_10B     1031
50 #define PBN_FEC_OVERHEAD_MULTIPLIER_128B_132B  1000
51 
52 enum mst_msg_ready_type {
53 	NONE_MSG_RDY_EVENT = 0,
54 	DOWN_REP_MSG_RDY_EVENT = 1,
55 	UP_REQ_MSG_RDY_EVENT = 2,
56 	DOWN_OR_UP_MSG_RDY_EVENT = 3
57 };
58 
59 struct amdgpu_display_manager;
60 struct amdgpu_dm_connector;
61 
62 int dm_mst_get_pbn_divider(struct dc_link *link);
63 
64 void amdgpu_dm_initialize_dp_connector(struct amdgpu_display_manager *dm,
65 				       struct amdgpu_dm_connector *aconnector,
66 				       int link_index);
67 
68 void
69 dm_dp_create_fake_mst_encoders(struct amdgpu_device *adev);
70 
71 void dm_handle_mst_sideband_msg_ready_event(
72 	struct drm_dp_mst_topology_mgr *mgr,
73 	enum mst_msg_ready_type msg_rdy_type);
74 
75 struct dsc_mst_fairness_vars {
76 	int pbn;
77 	bool dsc_enabled;
78 	int bpp_x16;
79 	struct amdgpu_dm_connector *aconnector;
80 };
81 
82 int compute_mst_dsc_configs_for_state(struct drm_atomic_state *state,
83 				      struct dc_state *dc_state,
84 				      struct dsc_mst_fairness_vars *vars);
85 
86 bool needs_dsc_aux_workaround(struct dc_link *link);
87 
88 int pre_validate_dsc(struct drm_atomic_state *state,
89 		     struct dm_atomic_state **dm_state_ptr,
90 		     struct dsc_mst_fairness_vars *vars);
91 
92 enum dc_status dm_dp_mst_is_port_support_mode(
93 	struct amdgpu_dm_connector *aconnector,
94 	struct dc_stream_state *stream);
95 
96 #endif
97