| /dports/mail/thunderbird/thunderbird-91.8.0/third_party/rust/regalloc/src/ |
| H A D | checker.rs | 388 Spill { into: SpillSlot, from: RealReg }, enumerator
|
| /dports/lang/rust/rustc-1.58.1-src/vendor/regalloc/src/ |
| H A D | checker.rs | 388 Spill { into: SpillSlot, from: RealReg }, enumerator
|
| /dports/www/firefox-esr/firefox-91.8.0/third_party/rust/regalloc/src/ |
| H A D | checker.rs | 388 Spill { into: SpillSlot, from: RealReg }, enumerator
|
| /dports/devel/llvm90/llvm-9.0.1.src/lib/Target/AMDGPU/ |
| H A D | SIRegisterInfo.cpp | 891 SIMachineFunctionInfo::SpilledReg Spill = VGPRSpills[i]; in spillSGPR() local
1059 SIMachineFunctionInfo::SpilledReg Spill = VGPRSpills[i]; in restoreSGPR() local
|
| /dports/www/node10/node-v10.24.1/deps/v8/src/wasm/baseline/mips/ |
| H A D | liftoff-assembler-mips.h | 472 void LiftoffAssembler::Spill(uint32_t index, LiftoffRegister reg, in Spill() function
495 void LiftoffAssembler::Spill(uint32_t index, WasmValue value) { in Spill() function
|
| /dports/cad/ghdl/ghdl-1.0.0/src/ortho/mcode/ |
| H A D | ortho_code-x86-insns.adb | 761 Spill : O_Enode; variable
|
| /dports/www/node10/node-v10.24.1/deps/v8/src/wasm/baseline/ |
| H A D | liftoff-assembler.cc | 404 void LiftoffAssembler::Spill(uint32_t index) { in Spill() function in v8::internal::wasm::LiftoffAssembler
|
| /dports/www/qt5-webengine/qtwebengine-everywhere-src-5.15.2/src/3rdparty/chromium/v8/src/wasm/baseline/ppc/ |
| H A D | liftoff-assembler-ppc.h | 208 void LiftoffAssembler::Spill(int offset, LiftoffRegister reg, ValueType type) { in Spill() function
212 void LiftoffAssembler::Spill(int offset, WasmValue value) { in Spill() function
|
| /dports/www/qt5-webengine/qtwebengine-everywhere-src-5.15.2/src/3rdparty/chromium/v8/src/wasm/baseline/s390/ |
| H A D | liftoff-assembler-s390.h | 207 void LiftoffAssembler::Spill(int offset, LiftoffRegister reg, ValueType type) { in Spill() function
211 void LiftoffAssembler::Spill(int offset, WasmValue value) { in Spill() function
|
| /dports/devel/llvm-cheri/llvm-project-37c49ff00e3eadce5d8703fdc4497f28458c64a8/llvm/lib/Target/AMDGPU/ |
| H A D | SIRegisterInfo.cpp | 1021 SIMachineFunctionInfo::SpilledReg Spill = VGPRSpills[i]; in spillSGPR() local
1132 SIMachineFunctionInfo::SpilledReg Spill = VGPRSpills[i]; in restoreSGPR() local
|
| /dports/devel/llvm-cheri/llvm-project-37c49ff00e3eadce5d8703fdc4497f28458c64a8/llvm/lib/Transforms/Coroutines/ |
| H A D | CoroFrame.cpp | 292 class Spill { class
298 Spill(Value *Def, llvm::User *U) : Def(Def), User(cast<Instruction>(U)) {} in Spill() function in __anon97004d340511::Spill
|
| /dports/devel/llvm11/llvm-11.0.1.src/lib/Transforms/Coroutines/ |
| H A D | CoroFrame.cpp | 292 class Spill { class
298 Spill(Value *Def, llvm::User *U) : Def(Def), User(cast<Instruction>(U)) {} in Spill() function in __anon08255e0e0511::Spill
|
| /dports/devel/llvm11/llvm-11.0.1.src/lib/Target/AMDGPU/ |
| H A D | SIRegisterInfo.cpp | 1021 SIMachineFunctionInfo::SpilledReg Spill = VGPRSpills[i]; in spillSGPR() local
1132 SIMachineFunctionInfo::SpilledReg Spill = VGPRSpills[i]; in restoreSGPR() local
|
| /dports/devel/android-tools-fastboot/platform_system_core-platform-tools-29.0.5/libpixelflinger/codeflinger/ |
| H A D | GGLAssembler.h | 133 Spill(RegisterFile& regFile, ARMAssemblerInterface& gen, uint32_t reglist) in Spill() function
|
| /dports/devel/android-tools-adb/platform_system_core-android-9.0.0_r3/libpixelflinger/codeflinger/ |
| H A D | GGLAssembler.h | 133 Spill(RegisterFile& regFile, ARMAssemblerInterface& gen, uint32_t reglist) in Spill() function
|
| /dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/llvm/lib/Target/AMDGPU/ |
| H A D | SIRegisterInfo.cpp | 1087 SIMachineFunctionInfo::SpilledReg Spill = VGPRSpills[i]; in spillSGPR() local
1206 SIMachineFunctionInfo::SpilledReg Spill = VGPRSpills[i]; in restoreSGPR() local
|
| /dports/www/node10/node-v10.24.1/deps/v8/src/wasm/baseline/x64/ |
| H A D | liftoff-assembler-x64.h | 328 void LiftoffAssembler::Spill(uint32_t index, LiftoffRegister reg, in Spill() function
350 void LiftoffAssembler::Spill(uint32_t index, WasmValue value) { in Spill() function
|
| /dports/devel/wasi-libcxx/llvm-project-13.0.1.src/llvm/lib/Target/AMDGPU/ |
| H A D | SIRegisterInfo.cpp | 1344 SIMachineFunctionInfo::SpilledReg Spill = VGPRSpills[i]; in spillSGPR() local
1458 SIMachineFunctionInfo::SpilledReg Spill = VGPRSpills[i]; in restoreSGPR() local
|
| /dports/graphics/llvm-mesa/llvm-13.0.1.src/lib/Target/AMDGPU/ |
| H A D | SIRegisterInfo.cpp | 1344 SIMachineFunctionInfo::SpilledReg Spill = VGPRSpills[i]; in spillSGPR() local
1458 SIMachineFunctionInfo::SpilledReg Spill = VGPRSpills[i]; in restoreSGPR() local
|
| /dports/www/qt5-webengine/qtwebengine-everywhere-src-5.15.2/src/3rdparty/chromium/v8/src/wasm/baseline/arm64/ |
| H A D | liftoff-assembler-arm64.h | 436 void LiftoffAssembler::Spill(int offset, LiftoffRegister reg, ValueType type) { in Spill() function
442 void LiftoffAssembler::Spill(int offset, WasmValue value) { in Spill() function
|
| /dports/devel/llvm12/llvm-project-12.0.1.src/llvm/lib/Target/AMDGPU/ |
| H A D | SIRegisterInfo.cpp | 1178 SIMachineFunctionInfo::SpilledReg Spill = VGPRSpills[i]; in spillSGPR() local
1292 SIMachineFunctionInfo::SpilledReg Spill = VGPRSpills[i]; in restoreSGPR() local
|
| /dports/lang/rust/rustc-1.58.1-src/src/llvm-project/llvm/lib/Target/AMDGPU/ |
| H A D | SIRegisterInfo.cpp | 1344 SIMachineFunctionInfo::SpilledReg Spill = VGPRSpills[i]; in spillSGPR() local
1458 SIMachineFunctionInfo::SpilledReg Spill = VGPRSpills[i]; in restoreSGPR() local
|
| /dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/llvm/lib/Target/AMDGPU/ |
| H A D | SIRegisterInfo.cpp | 1362 SIMachineFunctionInfo::SpilledReg Spill = VGPRSpills[i]; in spillSGPR() local
1476 SIMachineFunctionInfo::SpilledReg Spill = VGPRSpills[i]; in restoreSGPR() local
|
| /dports/devel/wasi-compiler-rt13/llvm-project-13.0.1.src/llvm/lib/Target/AMDGPU/ |
| H A D | SIRegisterInfo.cpp | 1344 SIMachineFunctionInfo::SpilledReg Spill = VGPRSpills[i]; in spillSGPR() local
1458 SIMachineFunctionInfo::SpilledReg Spill = VGPRSpills[i]; in restoreSGPR() local
|
| /dports/devel/wasi-compiler-rt12/llvm-project-12.0.1.src/llvm/lib/Target/AMDGPU/ |
| H A D | SIRegisterInfo.cpp | 1178 SIMachineFunctionInfo::SpilledReg Spill = VGPRSpills[i]; in spillSGPR() local
1292 SIMachineFunctionInfo::SpilledReg Spill = VGPRSpills[i]; in restoreSGPR() local
|