Home
last modified time | relevance | path

Searched defs:_en_bit (Results 1 – 25 of 137) sorted by relevance

123456

/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/clk/bcm/
H A Dclk-kona.h159 #define HW_SW_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
171 #define HW_SW_GATE_AUTO(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
182 #define HW_ENABLE_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
193 #define SW_ONLY_GATE(_offset, _status_bit, _en_bit) \ argument
219 #define HYST(_offset, _en_bit, _val_bit) \ argument
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/clk/bcm/
H A Dclk-kona.h159 #define HW_SW_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
171 #define HW_SW_GATE_AUTO(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
182 #define HW_ENABLE_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
193 #define SW_ONLY_GATE(_offset, _status_bit, _en_bit) \ argument
219 #define HYST(_offset, _en_bit, _val_bit) \ argument
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/clk/bcm/
H A Dclk-kona.h159 #define HW_SW_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
171 #define HW_SW_GATE_AUTO(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
182 #define HW_ENABLE_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
193 #define SW_ONLY_GATE(_offset, _status_bit, _en_bit) \ argument
219 #define HYST(_offset, _en_bit, _val_bit) \ argument
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/regulator/
H A Drc5t583-regulator.c58 #define RC5T583_REG(_id, _en_reg, _en_bit, _disc_reg, _disc_bit, \ argument
H A Das3711-regulator.c122 #define AS3711_REG(_id, _en_reg, _en_bit, _vmask, _sfx) \ argument
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/regulator/
H A Drc5t583-regulator.c58 #define RC5T583_REG(_id, _en_reg, _en_bit, _disc_reg, _disc_bit, \ argument
H A Das3711-regulator.c122 #define AS3711_REG(_id, _en_reg, _en_bit, _vmask, _sfx) \ argument
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/regulator/
H A Drc5t583-regulator.c58 #define RC5T583_REG(_id, _en_reg, _en_bit, _disc_reg, _disc_bit, \ argument
H A Das3711-regulator.c122 #define AS3711_REG(_id, _en_reg, _en_bit, _vmask, _sfx) \ argument
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot/arch/arm/cpu/armv7/bcm281xx/
H A Dclk-core.h174 #define HW_SW_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
186 #define HW_SW_GATE_AUTO(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
197 #define HW_ENABLE_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
208 #define SW_ONLY_GATE(_offset, _status_bit, _en_bit) \ argument
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot/arch/arm/cpu/armv7/bcm235xx/
H A Dclk-core.h174 #define HW_SW_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
186 #define HW_SW_GATE_AUTO(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
197 #define HW_ENABLE_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
208 #define SW_ONLY_GATE(_offset, _status_bit, _en_bit) \ argument
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot/arch/arm/cpu/armv7/bcm235xx/
H A Dclk-core.h174 #define HW_SW_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
186 #define HW_SW_GATE_AUTO(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
197 #define HW_ENABLE_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
208 #define SW_ONLY_GATE(_offset, _status_bit, _en_bit) \ argument
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot/arch/arm/cpu/armv7/bcm281xx/
H A Dclk-core.h174 #define HW_SW_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
186 #define HW_SW_GATE_AUTO(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
197 #define HW_ENABLE_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
208 #define SW_ONLY_GATE(_offset, _status_bit, _en_bit) \ argument
/dports/sysutils/u-boot-nanopi-r4s/u-boot-2021.07/arch/arm/cpu/armv7/bcm235xx/
H A Dclk-core.h175 #define HW_SW_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
187 #define HW_SW_GATE_AUTO(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
198 #define HW_ENABLE_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
209 #define SW_ONLY_GATE(_offset, _status_bit, _en_bit) \ argument
/dports/sysutils/u-boot-nanopi-r4s/u-boot-2021.07/arch/arm/cpu/armv7/bcm281xx/
H A Dclk-core.h175 #define HW_SW_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
187 #define HW_SW_GATE_AUTO(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
198 #define HW_ENABLE_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
209 #define SW_ONLY_GATE(_offset, _status_bit, _en_bit) \ argument
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/arch/arm/cpu/armv7/bcm235xx/
H A Dclk-core.h175 #define HW_SW_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
187 #define HW_SW_GATE_AUTO(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
198 #define HW_ENABLE_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
209 #define SW_ONLY_GATE(_offset, _status_bit, _en_bit) \ argument
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/arch/arm/cpu/armv7/bcm281xx/
H A Dclk-core.h175 #define HW_SW_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
187 #define HW_SW_GATE_AUTO(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
198 #define HW_ENABLE_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
209 #define SW_ONLY_GATE(_offset, _status_bit, _en_bit) \ argument
/dports/sysutils/u-boot-olinuxino-lime2-emmc/u-boot-2021.07/arch/arm/cpu/armv7/bcm281xx/
H A Dclk-core.h175 #define HW_SW_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
187 #define HW_SW_GATE_AUTO(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
198 #define HW_ENABLE_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
209 #define SW_ONLY_GATE(_offset, _status_bit, _en_bit) \ argument
/dports/sysutils/u-boot-olinuxino-lime2-emmc/u-boot-2021.07/arch/arm/cpu/armv7/bcm235xx/
H A Dclk-core.h175 #define HW_SW_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
187 #define HW_SW_GATE_AUTO(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
198 #define HW_ENABLE_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
209 #define SW_ONLY_GATE(_offset, _status_bit, _en_bit) \ argument
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/arch/arm/cpu/armv7/bcm235xx/
H A Dclk-core.h175 #define HW_SW_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
187 #define HW_SW_GATE_AUTO(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
198 #define HW_ENABLE_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
209 #define SW_ONLY_GATE(_offset, _status_bit, _en_bit) \ argument
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/arch/arm/cpu/armv7/bcm281xx/
H A Dclk-core.h175 #define HW_SW_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
187 #define HW_SW_GATE_AUTO(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
198 #define HW_ENABLE_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
209 #define SW_ONLY_GATE(_offset, _status_bit, _en_bit) \ argument
/dports/sysutils/u-boot-chip/u-boot-2021.07/arch/arm/cpu/armv7/bcm281xx/
H A Dclk-core.h175 #define HW_SW_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
187 #define HW_SW_GATE_AUTO(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
198 #define HW_ENABLE_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
209 #define SW_ONLY_GATE(_offset, _status_bit, _en_bit) \ argument
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/arch/arm/cpu/armv7/bcm281xx/
H A Dclk-core.h175 #define HW_SW_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
187 #define HW_SW_GATE_AUTO(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
198 #define HW_ENABLE_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
209 #define SW_ONLY_GATE(_offset, _status_bit, _en_bit) \ argument
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/arch/arm/cpu/armv7/bcm235xx/
H A Dclk-core.h175 #define HW_SW_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
187 #define HW_SW_GATE_AUTO(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
198 #define HW_ENABLE_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
209 #define SW_ONLY_GATE(_offset, _status_bit, _en_bit) \ argument
/dports/sysutils/u-boot-cubieboard2/u-boot-2021.07/arch/arm/cpu/armv7/bcm235xx/
H A Dclk-core.h175 #define HW_SW_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
187 #define HW_SW_GATE_AUTO(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
198 #define HW_ENABLE_GATE(_offset, _status_bit, _en_bit, _hw_sw_sel_bit) \ argument
209 #define SW_ONLY_GATE(_offset, _status_bit, _en_bit) \ argument

123456