Home
last modified time | relevance | path

Searched defs:a_tready (Results 1 – 9 of 9) sorted by relevance

/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/lib/rfnoc/
H A Dcmul.v12 input [31:0] a_tdata, input a_tlast, input a_tvalid, output a_tready, port
H A Dcadd.v12 input [WIDTH*2-1:0] a_tdata, input a_tlast, input a_tvalid, output a_tready, port
H A Dmult.v21 input [WIDTH_A-1:0] a_tdata, input a_tlast, input a_tvalid, output a_tready, port
H A Dmultiply.v17 input [WIDTH_A-1:0] a_tdata, input a_tlast, input a_tvalid, output a_tready, port
H A Daxi_pipe_mac.v13 input a_tlast, input a_tvalid, output a_tready, port
H A Dmult_add.v17 input [WIDTH_A-1:0] a_tdata, input a_tlast, input a_tvalid, output a_tready, port
H A Dcomplex_invert.v20 wire a_tready; net
/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/lib/sim/rfnoc/mult/
H A Dmult_tb.v36 wire a_tlast, a_tvalid, a_tready, b_tlast, b_tvalid, b_tready; net
/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/lib/sim/rfnoc/mult_add/
H A Dmult_add_tb.v37 wire a_tlast, a_tvalid, a_tready, b_tlast, b_tvalid, b_tready; net