Home
last modified time | relevance | path

Searched defs:csrr (Results 1 – 20 of 20) sorted by relevance

/dports/devel/wasm3/wasm3-0.5.0/platforms/embedded/fomu/include/
H A Dsystem.h32 #define csrr(reg) ({ unsigned long __tmp; \ macro
/dports/audio/supercollider/SuperCollider-3.11.0-Source/external_libraries/boost/boost/config/compiler/
H A Dxlcpp_zos.hpp131
132 #define BOOST_NO_CXX11_UNIFIED_INITIALIZATION_SYNTAX
/dports/devel/llvm-cheri/llvm-project-37c49ff00e3eadce5d8703fdc4497f28458c64a8/llvm/test/MC/RISCV/
H A Drvi-aliases-valid.s188 csrr x8, 0x150 label
/dports/devel/llvm11/llvm-11.0.1.src/test/MC/RISCV/
H A Drvi-aliases-valid.s188 csrr x8, 0x150 label
/dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/llvm/test/MC/RISCV/
H A Drvi-aliases-valid.s212 csrr x8, 0x150 label
/dports/devel/llvm10/llvm-10.0.1.src/test/MC/RISCV/
H A Drvi-aliases-valid.s188 csrr x8, 0x150 label
/dports/devel/wasi-compiler-rt13/llvm-project-13.0.1.src/llvm/test/MC/RISCV/
H A Drvi-aliases-valid.s212 csrr x8, 0x150 label
/dports/devel/llvm90/llvm-9.0.1.src/test/MC/RISCV/
H A Drvi-aliases-valid.s188 csrr x8, 0x150 label
/dports/devel/tinygo/tinygo-0.14.1/llvm-project/llvm/test/MC/RISCV/
H A Drvi-aliases-valid.s188 csrr x8, 0x150 label
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/llvm/test/MC/RISCV/
H A Drvi-aliases-valid.s188 csrr x8, 0x150 label
/dports/devel/wasi-compiler-rt12/llvm-project-12.0.1.src/llvm/test/MC/RISCV/
H A Drvi-aliases-valid.s212 csrr x8, 0x150 label
/dports/devel/wasi-libcxx/llvm-project-13.0.1.src/llvm/test/MC/RISCV/
H A Drvi-aliases-valid.s212 csrr x8, 0x150 label
/dports/graphics/llvm-mesa/llvm-13.0.1.src/test/MC/RISCV/
H A Drvi-aliases-valid.s212 csrr x8, 0x150 label
/dports/devel/llvm13/llvm-project-13.0.1.src/llvm/test/MC/RISCV/
H A Drvi-aliases-valid.s212 csrr x8, 0x150 label
/dports/devel/llvm12/llvm-project-12.0.1.src/llvm/test/MC/RISCV/
H A Drvi-aliases-valid.s212 csrr x8, 0x150 label
/dports/emulators/riscv-isa-sim/riscv-isa-sim-4f12984/riscv/
H A Dopcodes.h124 static uint32_t csrr(unsigned int rd, unsigned int csr) { in csrr() function
/dports/devel/openocd/openocd-0.11.0/src/target/riscv/
H A Dopcodes.h131 static uint32_t csrr(unsigned int rd, unsigned int csr) in csrr() function
/dports/emulators/mess/mame-mame0226/src/mame/video/
H A Dmcd212.h142 uint8_t csrr; member
/dports/emulators/mame/mame-mame0226/src/mame/video/
H A Dmcd212.h142 uint8_t csrr; member
/dports/lang/v8/v8-9.6.180.12/src/codegen/riscv64/
H A Dassembler-riscv64.h1010 void csrr(Register rd, ControlStatusReg csr) { csrrs(rd, csr, zero_reg); } in csrr() function