| /dports/security/py-pycrypto/pycrypto-2.6.1/lib/Crypto/SelfTest/Hash/ |
| H A D | test_SHA256.py | 27 __revision__ = "$Id$"
29 import unittest
30 from Crypto.Util.py3compat import *
32 class LargeSHA256Test(unittest.TestCase):
|
| /dports/emulators/qemu42/qemu-4.2.1/roms/u-boot/drivers/dma/ |
| H A D | fsl_dma.c | 27 dma83xx_t *dma_base = (void *)(CONFIG_SYS_MPC83xx_DMA_ADDR); variable
29 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC85xx_DMA_ADDR); variable
31 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC86xx_DMA_ADDR); variable
|
| /dports/emulators/qemu-utils/qemu-4.2.1/roms/u-boot-sam460ex/drivers/dma/ |
| H A D | fsl_dma.c | 44 dma83xx_t *dma_base = (void *)(CONFIG_SYS_MPC83xx_DMA_ADDR); variable
46 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC85xx_DMA_ADDR); variable
48 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC86xx_DMA_ADDR); variable
|
| /dports/emulators/qemu5/qemu-5.2.0/roms/u-boot/drivers/dma/ |
| H A D | fsl_dma.c | 27 dma83xx_t *dma_base = (void *)(CONFIG_SYS_MPC83xx_DMA_ADDR); variable
29 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC85xx_DMA_ADDR); variable
31 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC86xx_DMA_ADDR); variable
|
| /dports/emulators/qemu5/qemu-5.2.0/roms/u-boot-sam460ex/drivers/dma/ |
| H A D | fsl_dma.c | 44 dma83xx_t *dma_base = (void *)(CONFIG_SYS_MPC83xx_DMA_ADDR); variable
46 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC85xx_DMA_ADDR); variable
48 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC86xx_DMA_ADDR); variable
|
| /dports/sysutils/u-boot-olimex-a20-som-evb/u-boot-2021.07/drivers/dma/ |
| H A D | fsl_dma.c | 27 dma83xx_t *dma_base = (void *)(CONFIG_SYS_MPC83xx_DMA_ADDR); variable
29 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC85xx_DMA_ADDR); variable
31 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC86xx_DMA_ADDR); variable
|
| /dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/drivers/dma/ |
| H A D | fsl_dma.c | 27 dma83xx_t *dma_base = (void *)(CONFIG_SYS_MPC83xx_DMA_ADDR); variable
29 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC85xx_DMA_ADDR); variable
31 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC86xx_DMA_ADDR); variable
|
| /dports/sysutils/u-boot-olinuxino-lime2-emmc/u-boot-2021.07/drivers/dma/ |
| H A D | fsl_dma.c | 27 dma83xx_t *dma_base = (void *)(CONFIG_SYS_MPC83xx_DMA_ADDR); variable
29 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC85xx_DMA_ADDR); variable
31 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC86xx_DMA_ADDR); variable
|
| /dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/drivers/dma/ |
| H A D | fsl_dma.c | 27 dma83xx_t *dma_base = (void *)(CONFIG_SYS_MPC83xx_DMA_ADDR); variable
29 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC85xx_DMA_ADDR); variable
31 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC86xx_DMA_ADDR); variable
|
| /dports/emulators/qemu-powernv/qemu-powernv-3.0.50/roms/u-boot-sam460ex/drivers/dma/ |
| H A D | fsl_dma.c | 44 dma83xx_t *dma_base = (void *)(CONFIG_SYS_MPC83xx_DMA_ADDR); variable
46 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC85xx_DMA_ADDR); variable
48 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC86xx_DMA_ADDR); variable
|
| /dports/sysutils/u-boot-cubieboard2/u-boot-2021.07/drivers/dma/ |
| H A D | fsl_dma.c | 27 dma83xx_t *dma_base = (void *)(CONFIG_SYS_MPC83xx_DMA_ADDR); variable
29 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC85xx_DMA_ADDR); variable
31 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC86xx_DMA_ADDR); variable
|
| /dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/drivers/dma/ |
| H A D | fsl_dma.c | 27 dma83xx_t *dma_base = (void *)(CONFIG_SYS_MPC83xx_DMA_ADDR); variable
29 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC85xx_DMA_ADDR); variable
31 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC86xx_DMA_ADDR); variable
|
| /dports/sysutils/u-boot-cubieboard/u-boot-2021.07/drivers/dma/ |
| H A D | fsl_dma.c | 27 dma83xx_t *dma_base = (void *)(CONFIG_SYS_MPC83xx_DMA_ADDR); variable
29 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC85xx_DMA_ADDR); variable
31 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC86xx_DMA_ADDR); variable
|
| /dports/sysutils/u-boot-firefly-rk3399/u-boot-2021.07/drivers/dma/ |
| H A D | fsl_dma.c | 27 dma83xx_t *dma_base = (void *)(CONFIG_SYS_MPC83xx_DMA_ADDR); variable
29 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC85xx_DMA_ADDR); variable
31 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC86xx_DMA_ADDR); variable
|
| /dports/sysutils/u-boot-sinovoip-bpi-m3/u-boot-2021.07/drivers/dma/ |
| H A D | fsl_dma.c | 27 dma83xx_t *dma_base = (void *)(CONFIG_SYS_MPC83xx_DMA_ADDR); variable
29 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC85xx_DMA_ADDR); variable
31 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC86xx_DMA_ADDR); variable
|
| /dports/sysutils/u-boot-a13-olinuxino/u-boot-2021.07/drivers/dma/ |
| H A D | fsl_dma.c | 27 dma83xx_t *dma_base = (void *)(CONFIG_SYS_MPC83xx_DMA_ADDR); variable
29 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC85xx_DMA_ADDR); variable
31 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC86xx_DMA_ADDR); variable
|
| /dports/sysutils/u-boot-sopine/u-boot-2021.07/drivers/dma/ |
| H A D | fsl_dma.c | 27 dma83xx_t *dma_base = (void *)(CONFIG_SYS_MPC83xx_DMA_ADDR); variable
29 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC85xx_DMA_ADDR); variable
31 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC86xx_DMA_ADDR); variable
|
| /dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/drivers/dma/ |
| H A D | fsl_dma.c | 27 dma83xx_t *dma_base = (void *)(CONFIG_SYS_MPC83xx_DMA_ADDR); variable
29 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC85xx_DMA_ADDR); variable
31 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC86xx_DMA_ADDR); variable
|
| /dports/sysutils/u-boot-qemu-arm64/u-boot-2021.07/drivers/dma/ |
| H A D | fsl_dma.c | 27 dma83xx_t *dma_base = (void *)(CONFIG_SYS_MPC83xx_DMA_ADDR); variable
29 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC85xx_DMA_ADDR); variable
31 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC86xx_DMA_ADDR); variable
|
| /dports/sysutils/u-boot-rpi/u-boot-2021.07/drivers/dma/ |
| H A D | fsl_dma.c | 27 dma83xx_t *dma_base = (void *)(CONFIG_SYS_MPC83xx_DMA_ADDR); variable
29 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC85xx_DMA_ADDR); variable
31 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC86xx_DMA_ADDR); variable
|
| /dports/emulators/qemu42/qemu-4.2.1/roms/u-boot-sam460ex/drivers/dma/ |
| H A D | fsl_dma.c | 44 dma83xx_t *dma_base = (void *)(CONFIG_SYS_MPC83xx_DMA_ADDR); variable
46 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC85xx_DMA_ADDR); variable
48 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC86xx_DMA_ADDR); variable
|
| /dports/sysutils/u-boot-nanopi-r4s/u-boot-2021.07/drivers/dma/ |
| H A D | fsl_dma.c | 27 dma83xx_t *dma_base = (void *)(CONFIG_SYS_MPC83xx_DMA_ADDR); variable
29 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC85xx_DMA_ADDR); variable
31 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC86xx_DMA_ADDR); variable
|
| /dports/sysutils/u-boot-nanopi-m1plus/u-boot-2021.07/drivers/dma/ |
| H A D | fsl_dma.c | 27 dma83xx_t *dma_base = (void *)(CONFIG_SYS_MPC83xx_DMA_ADDR); variable
29 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC85xx_DMA_ADDR); variable
31 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC86xx_DMA_ADDR); variable
|
| /dports/sysutils/u-boot-nanopi-neo/u-boot-2021.07/drivers/dma/ |
| H A D | fsl_dma.c | 27 dma83xx_t *dma_base = (void *)(CONFIG_SYS_MPC83xx_DMA_ADDR); variable
29 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC85xx_DMA_ADDR); variable
31 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC86xx_DMA_ADDR); variable
|
| /dports/sysutils/u-boot-chip/u-boot-2021.07/drivers/dma/ |
| H A D | fsl_dma.c | 27 dma83xx_t *dma_base = (void *)(CONFIG_SYS_MPC83xx_DMA_ADDR); variable
29 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC85xx_DMA_ADDR); variable
31 ccsr_dma_t *dma_base = (void *)(CONFIG_SYS_MPC86xx_DMA_ADDR); variable
|