Home
last modified time | relevance | path

Searched defs:mmCGTS_CU2_SP0_CTRL_REG (Results 1 – 7 of 7) sorted by relevance

/dragonfly/sys/dev/drm/amd/include/asic_reg/gca/
H A Dgfx_7_0_d.h1495 #define mmCGTS_CU2_SP0_CTRL_REG 0xf012 macro
H A Dgfx_7_2_d.h1516 #define mmCGTS_CU2_SP0_CTRL_REG 0xf012 macro
H A Dgfx_8_0_d.h1709 #define mmCGTS_CU2_SP0_CTRL_REG 0xf012 macro
H A Dgfx_8_1_d.h1677 #define mmCGTS_CU2_SP0_CTRL_REG 0xf012 macro
/dragonfly/sys/dev/drm/amd/include/asic_reg/gc/
H A Dgc_9_0_offset.h6271 #define mmCGTS_CU2_SP0_CTRL_REG … macro
H A Dgc_9_1_offset.h6550 #define mmCGTS_CU2_SP0_CTRL_REG … macro
H A Dgc_9_2_1_offset.h6562 #define mmCGTS_CU2_SP0_CTRL_REG … macro