Home
last modified time | relevance | path

Searched defs:tb_clk (Results 1 – 11 of 11) sorted by relevance

/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/top/b200/sim/
H A Db200_io_tb.v19 reg tb_clk = 0; register
/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/lib/rfnoc/utils/
H A Dtimekeeper.v20 input wire tb_clk, // Time-base clock port
/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/lib/control/
H A Dsettings_bus_timed_2clk.v23 input tb_clk, // Timebase clock port
/dports/emulators/qemu/qemu-6.2.0/hw/ppc/
H A Dppc4xx_devs.c57 clk_setup_t *cpu_clk, clk_setup_t *tb_clk, in ppc4xx_init()
/dports/emulators/qemu60/qemu-6.0.0/hw/ppc/
H A Dppc4xx_devs.c58 clk_setup_t *cpu_clk, clk_setup_t *tb_clk, in ppc4xx_init()
/dports/emulators/qemu42/qemu-4.2.1/hw/ppc/
H A Dppc4xx_devs.c55 clk_setup_t *cpu_clk, clk_setup_t *tb_clk, in ppc4xx_init()
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/hw/ppc/
H A Dppc4xx_devs.c54 clk_setup_t *cpu_clk, clk_setup_t *tb_clk, in ppc4xx_init()
/dports/emulators/qemu-utils/qemu-4.2.1/hw/ppc/
H A Dppc4xx_devs.c55 clk_setup_t *cpu_clk, clk_setup_t *tb_clk, in ppc4xx_init()
/dports/emulators/qemu5/qemu-5.2.0/hw/ppc/
H A Dppc4xx_devs.c55 clk_setup_t *cpu_clk, clk_setup_t *tb_clk, in ppc4xx_init()
/dports/emulators/qemu-guest-agent/qemu-5.0.1/hw/ppc/
H A Dppc4xx_devs.c55 clk_setup_t *cpu_clk, clk_setup_t *tb_clk, in ppc4xx_init()
/dports/emulators/qemu-cheri/qemu-0a323821042c36e21ea80e58b9545dfc3b0cb8ef/hw/ppc/
H A Dppc4xx_devs.c55 clk_setup_t *cpu_clk, clk_setup_t *tb_clk, in ppc4xx_init()