1 /*
2  * Copyright (c) 2002, 2021, Oracle and/or its affiliates. All rights reserved.
3  * Copyright (c) 2012, 2020 SAP SE. All rights reserved.
4  * DO NOT ALTER OR REMOVE COPYRIGHT NOTICES OR THIS FILE HEADER.
5  *
6  * This code is free software; you can redistribute it and/or modify it
7  * under the terms of the GNU General Public License version 2 only, as
8  * published by the Free Software Foundation.
9  *
10  * This code is distributed in the hope that it will be useful, but WITHOUT
11  * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
12  * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
13  * version 2 for more details (a copy is included in the LICENSE file that
14  * accompanied this code).
15  *
16  * You should have received a copy of the GNU General Public License version
17  * 2 along with this work; if not, write to the Free Software Foundation,
18  * Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA.
19  *
20  * Please contact Oracle, 500 Oracle Parkway, Redwood Shores, CA 94065 USA
21  * or visit www.oracle.com if you need additional information or have any
22  * questions.
23  *
24  */
25 
26 #ifndef CPU_PPC_ASSEMBLER_PPC_INLINE_HPP
27 #define CPU_PPC_ASSEMBLER_PPC_INLINE_HPP
28 
29 #include "asm/assembler.inline.hpp"
30 #include "asm/codeBuffer.hpp"
31 #include "code/codeCache.hpp"
32 #include "runtime/vm_version.hpp"
33 
emit_int32(int x)34 inline void Assembler::emit_int32(int x) {
35   AbstractAssembler::emit_int32(x);
36 }
37 
emit_data(int x)38 inline void Assembler::emit_data(int x) {
39   emit_int32(x);
40 }
41 
emit_data(int x,relocInfo::relocType rtype)42 inline void Assembler::emit_data(int x, relocInfo::relocType rtype) {
43   relocate(rtype);
44   emit_int32(x);
45 }
46 
emit_data(int x,RelocationHolder const & rspec)47 inline void Assembler::emit_data(int x, RelocationHolder const& rspec) {
48   relocate(rspec);
49   emit_int32(x);
50 }
51 
52 // Emit an address
emit_addr(const address addr)53 inline address Assembler::emit_addr(const address addr) {
54   address start = pc();
55   emit_address(addr);
56   return start;
57 }
58 
59 #if !defined(ABI_ELFv2)
60 // Emit a function descriptor with the specified entry point, TOC, and
61 // ENV. If the entry point is NULL, the descriptor will point just
62 // past the descriptor.
emit_fd(address entry,address toc,address env)63 inline address Assembler::emit_fd(address entry, address toc, address env) {
64   FunctionDescriptor* fd = (FunctionDescriptor*)pc();
65 
66   assert(sizeof(FunctionDescriptor) == 3*sizeof(address), "function descriptor size");
67 
68   (void)emit_addr();
69   (void)emit_addr();
70   (void)emit_addr();
71 
72   fd->set_entry(entry == NULL ? pc() : entry);
73   fd->set_toc(toc);
74   fd->set_env(env);
75 
76   return (address)fd;
77 }
78 #endif
79 
80 // Issue an illegal instruction. 0 is guaranteed to be an illegal instruction.
illtrap()81 inline void Assembler::illtrap() { Assembler::emit_int32(0); }
is_illtrap(int x)82 inline bool Assembler::is_illtrap(int x) { return x == 0; }
83 
84 // PPC 1, section 3.3.8, Fixed-Point Arithmetic Instructions
addi(Register d,Register a,int si16)85 inline void Assembler::addi(   Register d, Register a, int si16)   { assert(a != R0, "r0 not allowed"); addi_r0ok( d, a, si16); }
addis(Register d,Register a,int si16)86 inline void Assembler::addis(  Register d, Register a, int si16)   { assert(a != R0, "r0 not allowed"); addis_r0ok(d, a, si16); }
addi_r0ok(Register d,Register a,int si16)87 inline void Assembler::addi_r0ok(Register d,Register a,int si16)   { emit_int32(ADDI_OPCODE   | rt(d) | ra(a) | simm(si16, 16)); }
addis_r0ok(Register d,Register a,int si16)88 inline void Assembler::addis_r0ok(Register d,Register a,int si16)  { emit_int32(ADDIS_OPCODE  | rt(d) | ra(a) | simm(si16, 16)); }
addic_(Register d,Register a,int si16)89 inline void Assembler::addic_( Register d, Register a, int si16)   { emit_int32(ADDIC__OPCODE | rt(d) | ra(a) | simm(si16, 16)); }
subfic(Register d,Register a,int si16)90 inline void Assembler::subfic( Register d, Register a, int si16)   { emit_int32(SUBFIC_OPCODE | rt(d) | ra(a) | simm(si16, 16)); }
add(Register d,Register a,Register b)91 inline void Assembler::add(    Register d, Register a, Register b) { emit_int32(ADD_OPCODE    | rt(d) | ra(a) | rb(b) | oe(0) | rc(0)); }
add_(Register d,Register a,Register b)92 inline void Assembler::add_(   Register d, Register a, Register b) { emit_int32(ADD_OPCODE    | rt(d) | ra(a) | rb(b) | oe(0) | rc(1)); }
subf(Register d,Register a,Register b)93 inline void Assembler::subf(   Register d, Register a, Register b) { emit_int32(SUBF_OPCODE   | rt(d) | ra(a) | rb(b) | oe(0) | rc(0)); }
sub(Register d,Register a,Register b)94 inline void Assembler::sub(    Register d, Register a, Register b) { subf(d, b, a); }
subf_(Register d,Register a,Register b)95 inline void Assembler::subf_(  Register d, Register a, Register b) { emit_int32(SUBF_OPCODE   | rt(d) | ra(a) | rb(b) | oe(0) | rc(1)); }
addc(Register d,Register a,Register b)96 inline void Assembler::addc(   Register d, Register a, Register b) { emit_int32(ADDC_OPCODE   | rt(d) | ra(a) | rb(b) | oe(0) | rc(0)); }
addc_(Register d,Register a,Register b)97 inline void Assembler::addc_(  Register d, Register a, Register b) { emit_int32(ADDC_OPCODE   | rt(d) | ra(a) | rb(b) | oe(0) | rc(1)); }
subfc(Register d,Register a,Register b)98 inline void Assembler::subfc(  Register d, Register a, Register b) { emit_int32(SUBFC_OPCODE  | rt(d) | ra(a) | rb(b) | oe(0) | rc(0)); }
subfc_(Register d,Register a,Register b)99 inline void Assembler::subfc_( Register d, Register a, Register b) { emit_int32(SUBFC_OPCODE  | rt(d) | ra(a) | rb(b) | oe(0) | rc(1)); }
adde(Register d,Register a,Register b)100 inline void Assembler::adde(   Register d, Register a, Register b) { emit_int32(ADDE_OPCODE   | rt(d) | ra(a) | rb(b) | oe(0) | rc(0)); }
adde_(Register d,Register a,Register b)101 inline void Assembler::adde_(  Register d, Register a, Register b) { emit_int32(ADDE_OPCODE   | rt(d) | ra(a) | rb(b) | oe(0) | rc(1)); }
subfe(Register d,Register a,Register b)102 inline void Assembler::subfe(  Register d, Register a, Register b) { emit_int32(SUBFE_OPCODE  | rt(d) | ra(a) | rb(b) | oe(0) | rc(0)); }
subfe_(Register d,Register a,Register b)103 inline void Assembler::subfe_( Register d, Register a, Register b) { emit_int32(SUBFE_OPCODE  | rt(d) | ra(a) | rb(b) | oe(0) | rc(1)); }
addme(Register d,Register a)104 inline void Assembler::addme(  Register d, Register a)             { emit_int32(ADDME_OPCODE  | rt(d) | ra(a) |         oe(0) | rc(0)); }
addme_(Register d,Register a)105 inline void Assembler::addme_( Register d, Register a)             { emit_int32(ADDME_OPCODE  | rt(d) | ra(a) |         oe(0) | rc(1)); }
subfme(Register d,Register a)106 inline void Assembler::subfme( Register d, Register a)             { emit_int32(SUBFME_OPCODE | rt(d) | ra(a) |         oe(0) | rc(0)); }
subfme_(Register d,Register a)107 inline void Assembler::subfme_(Register d, Register a)             { emit_int32(SUBFME_OPCODE | rt(d) | ra(a) |         oe(0) | rc(1)); }
addze(Register d,Register a)108 inline void Assembler::addze(  Register d, Register a)             { emit_int32(ADDZE_OPCODE  | rt(d) | ra(a) |         oe(0) | rc(0)); }
addze_(Register d,Register a)109 inline void Assembler::addze_( Register d, Register a)             { emit_int32(ADDZE_OPCODE  | rt(d) | ra(a) |         oe(0) | rc(1)); }
subfze(Register d,Register a)110 inline void Assembler::subfze( Register d, Register a)             { emit_int32(SUBFZE_OPCODE | rt(d) | ra(a) |         oe(0) | rc(0)); }
subfze_(Register d,Register a)111 inline void Assembler::subfze_(Register d, Register a)             { emit_int32(SUBFZE_OPCODE | rt(d) | ra(a) |         oe(0) | rc(1)); }
neg(Register d,Register a)112 inline void Assembler::neg(    Register d, Register a)             { emit_int32(NEG_OPCODE    | rt(d) | ra(a) | oe(0) | rc(0)); }
neg_(Register d,Register a)113 inline void Assembler::neg_(   Register d, Register a)             { emit_int32(NEG_OPCODE    | rt(d) | ra(a) | oe(0) | rc(1)); }
mulli(Register d,Register a,int si16)114 inline void Assembler::mulli(  Register d, Register a, int si16)   { emit_int32(MULLI_OPCODE  | rt(d) | ra(a) | simm(si16, 16)); }
mulld(Register d,Register a,Register b)115 inline void Assembler::mulld(  Register d, Register a, Register b) { emit_int32(MULLD_OPCODE  | rt(d) | ra(a) | rb(b) | oe(0) | rc(0)); }
mulld_(Register d,Register a,Register b)116 inline void Assembler::mulld_( Register d, Register a, Register b) { emit_int32(MULLD_OPCODE  | rt(d) | ra(a) | rb(b) | oe(0) | rc(1)); }
mullw(Register d,Register a,Register b)117 inline void Assembler::mullw(  Register d, Register a, Register b) { emit_int32(MULLW_OPCODE  | rt(d) | ra(a) | rb(b) | oe(0) | rc(0)); }
mullw_(Register d,Register a,Register b)118 inline void Assembler::mullw_( Register d, Register a, Register b) { emit_int32(MULLW_OPCODE  | rt(d) | ra(a) | rb(b) | oe(0) | rc(1)); }
mulhw(Register d,Register a,Register b)119 inline void Assembler::mulhw(  Register d, Register a, Register b) { emit_int32(MULHW_OPCODE  | rt(d) | ra(a) | rb(b) | rc(0)); }
mulhw_(Register d,Register a,Register b)120 inline void Assembler::mulhw_( Register d, Register a, Register b) { emit_int32(MULHW_OPCODE  | rt(d) | ra(a) | rb(b) | rc(1)); }
mulhwu(Register d,Register a,Register b)121 inline void Assembler::mulhwu( Register d, Register a, Register b) { emit_int32(MULHWU_OPCODE | rt(d) | ra(a) | rb(b) | rc(0)); }
mulhwu_(Register d,Register a,Register b)122 inline void Assembler::mulhwu_(Register d, Register a, Register b) { emit_int32(MULHWU_OPCODE | rt(d) | ra(a) | rb(b) | rc(1)); }
mulhd(Register d,Register a,Register b)123 inline void Assembler::mulhd(  Register d, Register a, Register b) { emit_int32(MULHD_OPCODE  | rt(d) | ra(a) | rb(b) | rc(0)); }
mulhd_(Register d,Register a,Register b)124 inline void Assembler::mulhd_( Register d, Register a, Register b) { emit_int32(MULHD_OPCODE  | rt(d) | ra(a) | rb(b) | rc(1)); }
mulhdu(Register d,Register a,Register b)125 inline void Assembler::mulhdu( Register d, Register a, Register b) { emit_int32(MULHDU_OPCODE | rt(d) | ra(a) | rb(b) | rc(0)); }
mulhdu_(Register d,Register a,Register b)126 inline void Assembler::mulhdu_(Register d, Register a, Register b) { emit_int32(MULHDU_OPCODE | rt(d) | ra(a) | rb(b) | rc(1)); }
divd(Register d,Register a,Register b)127 inline void Assembler::divd(   Register d, Register a, Register b) { emit_int32(DIVD_OPCODE   | rt(d) | ra(a) | rb(b) | oe(0) | rc(0)); }
divd_(Register d,Register a,Register b)128 inline void Assembler::divd_(  Register d, Register a, Register b) { emit_int32(DIVD_OPCODE   | rt(d) | ra(a) | rb(b) | oe(0) | rc(1)); }
divw(Register d,Register a,Register b)129 inline void Assembler::divw(   Register d, Register a, Register b) { emit_int32(DIVW_OPCODE   | rt(d) | ra(a) | rb(b) | oe(0) | rc(0)); }
divw_(Register d,Register a,Register b)130 inline void Assembler::divw_(  Register d, Register a, Register b) { emit_int32(DIVW_OPCODE   | rt(d) | ra(a) | rb(b) | oe(0) | rc(1)); }
divwu(Register d,Register a,Register b)131 inline void Assembler::divwu(  Register d, Register a, Register b) { emit_int32(DIVWU_OPCODE  | rt(d) | ra(a) | rb(b) | oe(0) | rc(0)); }
divwu_(Register d,Register a,Register b)132 inline void Assembler::divwu_( Register d, Register a, Register b) { emit_int32(DIVWU_OPCODE  | rt(d) | ra(a) | rb(b) | oe(0) | rc(1)); }
133 
134 // Prefixed instructions, introduced by POWER10
paddi(Register d,Register a,long si34,bool r=false)135 inline void Assembler::paddi(Register d, Register a, long si34, bool r = false) {
136   assert(a != R0 || r, "r0 not allowed, unless R is set (CIA relative)");
137   paddi_r0ok( d, a, si34, r);
138 }
139 
paddi_r0ok(Register d,Register a,long si34,bool r=false)140 inline void Assembler::paddi_r0ok(Register d, Register a, long si34, bool r = false) {
141   emit_int32(PADDI_PREFIX_OPCODE | r_eo(r) | d0_eo(si34));
142   emit_int32(PADDI_SUFFIX_OPCODE | rt(d)   | ra(a)   | d1_eo(si34));
143 }
144 
145 // Fixed-Point Arithmetic Instructions with Overflow detection
addo(Register d,Register a,Register b)146 inline void Assembler::addo(    Register d, Register a, Register b) { emit_int32(ADD_OPCODE    | rt(d) | ra(a) | rb(b) | oe(1) | rc(0)); }
addo_(Register d,Register a,Register b)147 inline void Assembler::addo_(   Register d, Register a, Register b) { emit_int32(ADD_OPCODE    | rt(d) | ra(a) | rb(b) | oe(1) | rc(1)); }
subfo(Register d,Register a,Register b)148 inline void Assembler::subfo(   Register d, Register a, Register b) { emit_int32(SUBF_OPCODE   | rt(d) | ra(a) | rb(b) | oe(1) | rc(0)); }
subfo_(Register d,Register a,Register b)149 inline void Assembler::subfo_(  Register d, Register a, Register b) { emit_int32(SUBF_OPCODE   | rt(d) | ra(a) | rb(b) | oe(1) | rc(1)); }
addco(Register d,Register a,Register b)150 inline void Assembler::addco(   Register d, Register a, Register b) { emit_int32(ADDC_OPCODE   | rt(d) | ra(a) | rb(b) | oe(1) | rc(0)); }
addco_(Register d,Register a,Register b)151 inline void Assembler::addco_(  Register d, Register a, Register b) { emit_int32(ADDC_OPCODE   | rt(d) | ra(a) | rb(b) | oe(1) | rc(1)); }
subfco(Register d,Register a,Register b)152 inline void Assembler::subfco(  Register d, Register a, Register b) { emit_int32(SUBFC_OPCODE  | rt(d) | ra(a) | rb(b) | oe(1) | rc(0)); }
subfco_(Register d,Register a,Register b)153 inline void Assembler::subfco_( Register d, Register a, Register b) { emit_int32(SUBFC_OPCODE  | rt(d) | ra(a) | rb(b) | oe(1) | rc(1)); }
addeo(Register d,Register a,Register b)154 inline void Assembler::addeo(   Register d, Register a, Register b) { emit_int32(ADDE_OPCODE   | rt(d) | ra(a) | rb(b) | oe(1) | rc(0)); }
addeo_(Register d,Register a,Register b)155 inline void Assembler::addeo_(  Register d, Register a, Register b) { emit_int32(ADDE_OPCODE   | rt(d) | ra(a) | rb(b) | oe(1) | rc(1)); }
subfeo(Register d,Register a,Register b)156 inline void Assembler::subfeo(  Register d, Register a, Register b) { emit_int32(SUBFE_OPCODE  | rt(d) | ra(a) | rb(b) | oe(1) | rc(0)); }
subfeo_(Register d,Register a,Register b)157 inline void Assembler::subfeo_( Register d, Register a, Register b) { emit_int32(SUBFE_OPCODE  | rt(d) | ra(a) | rb(b) | oe(1) | rc(1)); }
addmeo(Register d,Register a)158 inline void Assembler::addmeo(  Register d, Register a)             { emit_int32(ADDME_OPCODE  | rt(d) | ra(a) |         oe(1) | rc(0)); }
addmeo_(Register d,Register a)159 inline void Assembler::addmeo_( Register d, Register a)             { emit_int32(ADDME_OPCODE  | rt(d) | ra(a) |         oe(1) | rc(1)); }
subfmeo(Register d,Register a)160 inline void Assembler::subfmeo( Register d, Register a)             { emit_int32(SUBFME_OPCODE | rt(d) | ra(a) |         oe(1) | rc(0)); }
subfmeo_(Register d,Register a)161 inline void Assembler::subfmeo_(Register d, Register a)             { emit_int32(SUBFME_OPCODE | rt(d) | ra(a) |         oe(1) | rc(1)); }
addzeo(Register d,Register a)162 inline void Assembler::addzeo(  Register d, Register a)             { emit_int32(ADDZE_OPCODE  | rt(d) | ra(a) |         oe(1) | rc(0)); }
addzeo_(Register d,Register a)163 inline void Assembler::addzeo_( Register d, Register a)             { emit_int32(ADDZE_OPCODE  | rt(d) | ra(a) |         oe(1) | rc(1)); }
subfzeo(Register d,Register a)164 inline void Assembler::subfzeo( Register d, Register a)             { emit_int32(SUBFZE_OPCODE | rt(d) | ra(a) |         oe(1) | rc(0)); }
subfzeo_(Register d,Register a)165 inline void Assembler::subfzeo_(Register d, Register a)             { emit_int32(SUBFZE_OPCODE | rt(d) | ra(a) |         oe(1) | rc(1)); }
nego(Register d,Register a)166 inline void Assembler::nego(    Register d, Register a)             { emit_int32(NEG_OPCODE    | rt(d) | ra(a) | oe(1) | rc(0)); }
nego_(Register d,Register a)167 inline void Assembler::nego_(   Register d, Register a)             { emit_int32(NEG_OPCODE    | rt(d) | ra(a) | oe(1) | rc(1)); }
mulldo(Register d,Register a,Register b)168 inline void Assembler::mulldo(  Register d, Register a, Register b) { emit_int32(MULLD_OPCODE  | rt(d) | ra(a) | rb(b) | oe(1) | rc(0)); }
mulldo_(Register d,Register a,Register b)169 inline void Assembler::mulldo_( Register d, Register a, Register b) { emit_int32(MULLD_OPCODE  | rt(d) | ra(a) | rb(b) | oe(1) | rc(1)); }
mullwo(Register d,Register a,Register b)170 inline void Assembler::mullwo(  Register d, Register a, Register b) { emit_int32(MULLW_OPCODE  | rt(d) | ra(a) | rb(b) | oe(1) | rc(0)); }
mullwo_(Register d,Register a,Register b)171 inline void Assembler::mullwo_( Register d, Register a, Register b) { emit_int32(MULLW_OPCODE  | rt(d) | ra(a) | rb(b) | oe(1) | rc(1)); }
divdo(Register d,Register a,Register b)172 inline void Assembler::divdo(   Register d, Register a, Register b) { emit_int32(DIVD_OPCODE   | rt(d) | ra(a) | rb(b) | oe(1) | rc(0)); }
divdo_(Register d,Register a,Register b)173 inline void Assembler::divdo_(  Register d, Register a, Register b) { emit_int32(DIVD_OPCODE   | rt(d) | ra(a) | rb(b) | oe(1) | rc(1)); }
divwo(Register d,Register a,Register b)174 inline void Assembler::divwo(   Register d, Register a, Register b) { emit_int32(DIVW_OPCODE   | rt(d) | ra(a) | rb(b) | oe(1) | rc(0)); }
divwo_(Register d,Register a,Register b)175 inline void Assembler::divwo_(  Register d, Register a, Register b) { emit_int32(DIVW_OPCODE   | rt(d) | ra(a) | rb(b) | oe(1) | rc(1)); }
176 
177 // extended mnemonics
li(Register d,int si16)178 inline void Assembler::li(   Register d, int si16)             { Assembler::addi_r0ok( d, R0, si16); }
lis(Register d,int si16)179 inline void Assembler::lis(  Register d, int si16)             { Assembler::addis_r0ok(d, R0, si16); }
addir(Register d,int si16,Register a)180 inline void Assembler::addir(Register d, int si16, Register a) { Assembler::addi(d, a, si16); }
subi(Register d,Register a,int si16)181 inline void Assembler::subi( Register d, Register a, int si16) { Assembler::addi(d, a, -si16); }
182 
183 // Prefixed instructions, introduced by POWER10
pli(Register d,long si34)184 inline void Assembler::pli(Register d, long si34) { Assembler::paddi_r0ok( d, R0, si34, false); }
185 
186 // PPC 1, section 3.3.9, Fixed-Point Compare Instructions
cmpi(ConditionRegister f,int l,Register a,int si16)187 inline void Assembler::cmpi(  ConditionRegister f, int l, Register a, int si16)   { emit_int32( CMPI_OPCODE  | bf(f) | l10(l) | ra(a) | simm(si16,16)); }
cmp(ConditionRegister f,int l,Register a,Register b)188 inline void Assembler::cmp(   ConditionRegister f, int l, Register a, Register b) { emit_int32( CMP_OPCODE   | bf(f) | l10(l) | ra(a) | rb(b)); }
cmpli(ConditionRegister f,int l,Register a,int ui16)189 inline void Assembler::cmpli( ConditionRegister f, int l, Register a, int ui16)   { emit_int32( CMPLI_OPCODE | bf(f) | l10(l) | ra(a) | uimm(ui16,16)); }
cmpl(ConditionRegister f,int l,Register a,Register b)190 inline void Assembler::cmpl(  ConditionRegister f, int l, Register a, Register b) { emit_int32( CMPL_OPCODE  | bf(f) | l10(l) | ra(a) | rb(b)); }
cmprb(ConditionRegister f,int l,Register a,Register b)191 inline void Assembler::cmprb( ConditionRegister f, int l, Register a, Register b) { emit_int32( CMPRB_OPCODE | bf(f) | l10(l) | ra(a) | rb(b)); }
cmpeqb(ConditionRegister f,Register a,Register b)192 inline void Assembler::cmpeqb(ConditionRegister f, Register a, Register b)        { emit_int32( CMPEQB_OPCODE| bf(f) | ra(a)  | rb(b)); }
193 
194 // extended mnemonics of Compare Instructions
cmpwi(ConditionRegister crx,Register a,int si16)195 inline void Assembler::cmpwi( ConditionRegister crx, Register a, int si16)   { Assembler::cmpi( crx, 0, a, si16); }
cmpdi(ConditionRegister crx,Register a,int si16)196 inline void Assembler::cmpdi( ConditionRegister crx, Register a, int si16)   { Assembler::cmpi( crx, 1, a, si16); }
cmpw(ConditionRegister crx,Register a,Register b)197 inline void Assembler::cmpw(  ConditionRegister crx, Register a, Register b) { Assembler::cmp(  crx, 0, a, b); }
cmpd(ConditionRegister crx,Register a,Register b)198 inline void Assembler::cmpd(  ConditionRegister crx, Register a, Register b) { Assembler::cmp(  crx, 1, a, b); }
cmplwi(ConditionRegister crx,Register a,int ui16)199 inline void Assembler::cmplwi(ConditionRegister crx, Register a, int ui16)   { Assembler::cmpli(crx, 0, a, ui16); }
cmpldi(ConditionRegister crx,Register a,int ui16)200 inline void Assembler::cmpldi(ConditionRegister crx, Register a, int ui16)   { Assembler::cmpli(crx, 1, a, ui16); }
cmplw(ConditionRegister crx,Register a,Register b)201 inline void Assembler::cmplw( ConditionRegister crx, Register a, Register b) { Assembler::cmpl( crx, 0, a, b); }
cmpld(ConditionRegister crx,Register a,Register b)202 inline void Assembler::cmpld( ConditionRegister crx, Register a, Register b) { Assembler::cmpl( crx, 1, a, b); }
203 
isel(Register d,Register a,Register b,int c)204 inline void Assembler::isel(Register d, Register a, Register b, int c) { guarantee(VM_Version::has_isel(), "opcode not supported on this hardware");
205                                                                          emit_int32(ISEL_OPCODE    | rt(d)  | ra(a) | rb(b) | bc(c)); }
206 
207 // PPC 1, section 3.3.11, Fixed-Point Logical Instructions
andi_(Register a,Register s,int ui16)208 inline void Assembler::andi_(   Register a, Register s, int ui16)      { emit_int32(ANDI_OPCODE    | rta(a) | rs(s) | uimm(ui16, 16)); }
andis_(Register a,Register s,int ui16)209 inline void Assembler::andis_(  Register a, Register s, int ui16)      { emit_int32(ANDIS_OPCODE   | rta(a) | rs(s) | uimm(ui16, 16)); }
ori(Register a,Register s,int ui16)210 inline void Assembler::ori(     Register a, Register s, int ui16)      { emit_int32(ORI_OPCODE     | rta(a) | rs(s) | uimm(ui16, 16)); }
oris(Register a,Register s,int ui16)211 inline void Assembler::oris(    Register a, Register s, int ui16)      { emit_int32(ORIS_OPCODE    | rta(a) | rs(s) | uimm(ui16, 16)); }
xori(Register a,Register s,int ui16)212 inline void Assembler::xori(    Register a, Register s, int ui16)      { emit_int32(XORI_OPCODE    | rta(a) | rs(s) | uimm(ui16, 16)); }
xoris(Register a,Register s,int ui16)213 inline void Assembler::xoris(   Register a, Register s, int ui16)      { emit_int32(XORIS_OPCODE   | rta(a) | rs(s) | uimm(ui16, 16)); }
andr(Register a,Register s,Register b)214 inline void Assembler::andr(    Register a, Register s, Register b)    { emit_int32(AND_OPCODE     | rta(a) | rs(s) | rb(b) | rc(0)); }
and_(Register a,Register s,Register b)215 inline void Assembler::and_(    Register a, Register s, Register b)    { emit_int32(AND_OPCODE     | rta(a) | rs(s) | rb(b) | rc(1)); }
216 
or_unchecked(Register a,Register s,Register b)217 inline void Assembler::or_unchecked(Register a, Register s, Register b){ emit_int32(OR_OPCODE      | rta(a) | rs(s) | rb(b) | rc(0)); }
orr(Register a,Register s,Register b)218 inline void Assembler::orr(     Register a, Register s, Register b)    { if (a==s && s==b) { Assembler::nop(); } else { Assembler::or_unchecked(a,s,b); } }
or_(Register a,Register s,Register b)219 inline void Assembler::or_(     Register a, Register s, Register b)    { emit_int32(OR_OPCODE      | rta(a) | rs(s) | rb(b) | rc(1)); }
xorr(Register a,Register s,Register b)220 inline void Assembler::xorr(    Register a, Register s, Register b)    { emit_int32(XOR_OPCODE     | rta(a) | rs(s) | rb(b) | rc(0)); }
xor_(Register a,Register s,Register b)221 inline void Assembler::xor_(    Register a, Register s, Register b)    { emit_int32(XOR_OPCODE     | rta(a) | rs(s) | rb(b) | rc(1)); }
nand(Register a,Register s,Register b)222 inline void Assembler::nand(    Register a, Register s, Register b)    { emit_int32(NAND_OPCODE    | rta(a) | rs(s) | rb(b) | rc(0)); }
nand_(Register a,Register s,Register b)223 inline void Assembler::nand_(   Register a, Register s, Register b)    { emit_int32(NAND_OPCODE    | rta(a) | rs(s) | rb(b) | rc(1)); }
nor(Register a,Register s,Register b)224 inline void Assembler::nor(     Register a, Register s, Register b)    { emit_int32(NOR_OPCODE     | rta(a) | rs(s) | rb(b) | rc(0)); }
nor_(Register a,Register s,Register b)225 inline void Assembler::nor_(    Register a, Register s, Register b)    { emit_int32(NOR_OPCODE     | rta(a) | rs(s) | rb(b) | rc(1)); }
andc(Register a,Register s,Register b)226 inline void Assembler::andc(    Register a, Register s, Register b)    { emit_int32(ANDC_OPCODE    | rta(a) | rs(s) | rb(b) | rc(0)); }
andc_(Register a,Register s,Register b)227 inline void Assembler::andc_(   Register a, Register s, Register b)    { emit_int32(ANDC_OPCODE    | rta(a) | rs(s) | rb(b) | rc(1)); }
orc(Register a,Register s,Register b)228 inline void Assembler::orc(     Register a, Register s, Register b)    { emit_int32(ORC_OPCODE     | rta(a) | rs(s) | rb(b) | rc(0)); }
orc_(Register a,Register s,Register b)229 inline void Assembler::orc_(    Register a, Register s, Register b)    { emit_int32(ORC_OPCODE     | rta(a) | rs(s) | rb(b) | rc(1)); }
extsb(Register a,Register s)230 inline void Assembler::extsb(   Register a, Register s)                { emit_int32(EXTSB_OPCODE   | rta(a) | rs(s) | rc(0)); }
extsb_(Register a,Register s)231 inline void Assembler::extsb_(  Register a, Register s)                { emit_int32(EXTSB_OPCODE   | rta(a) | rs(s) | rc(1)); }
extsh(Register a,Register s)232 inline void Assembler::extsh(   Register a, Register s)                { emit_int32(EXTSH_OPCODE   | rta(a) | rs(s) | rc(0)); }
extsh_(Register a,Register s)233 inline void Assembler::extsh_(  Register a, Register s)                { emit_int32(EXTSH_OPCODE   | rta(a) | rs(s) | rc(1)); }
extsw(Register a,Register s)234 inline void Assembler::extsw(   Register a, Register s)                { emit_int32(EXTSW_OPCODE   | rta(a) | rs(s) | rc(0)); }
extsw_(Register a,Register s)235 inline void Assembler::extsw_(  Register a, Register s)                { emit_int32(EXTSW_OPCODE   | rta(a) | rs(s) | rc(1)); }
236 
237 // extended mnemonics
nop()238 inline void Assembler::nop()                              { Assembler::ori(R0, R0, 0); }
239 // NOP for FP and BR units (different versions to allow them to be in one group)
fpnop0()240 inline void Assembler::fpnop0()                           { Assembler::fmr(F30, F30); }
fpnop1()241 inline void Assembler::fpnop1()                           { Assembler::fmr(F31, F31); }
brnop0()242 inline void Assembler::brnop0()                           { Assembler::mcrf(CCR2, CCR2); }
brnop1()243 inline void Assembler::brnop1()                           { Assembler::mcrf(CCR3, CCR3); }
brnop2()244 inline void Assembler::brnop2()                           { Assembler::mcrf(CCR4,  CCR4); }
245 
mr(Register d,Register s)246 inline void Assembler::mr(      Register d, Register s)   { Assembler::orr(d, s, s); }
ori_opt(Register d,int ui16)247 inline void Assembler::ori_opt( Register d, int ui16)     { if (ui16!=0) Assembler::ori( d, d, ui16); }
oris_opt(Register d,int ui16)248 inline void Assembler::oris_opt(Register d, int ui16)     { if (ui16!=0) Assembler::oris(d, d, ui16); }
249 
endgroup()250 inline void Assembler::endgroup()                         { Assembler::ori(R1, R1, 0); }
251 
252 // count instructions
cntlzw(Register a,Register s)253 inline void Assembler::cntlzw(  Register a, Register s)              { emit_int32(CNTLZW_OPCODE | rta(a) | rs(s) | rc(0)); }
cntlzw_(Register a,Register s)254 inline void Assembler::cntlzw_( Register a, Register s)              { emit_int32(CNTLZW_OPCODE | rta(a) | rs(s) | rc(1)); }
cntlzd(Register a,Register s)255 inline void Assembler::cntlzd(  Register a, Register s)              { emit_int32(CNTLZD_OPCODE | rta(a) | rs(s) | rc(0)); }
cntlzd_(Register a,Register s)256 inline void Assembler::cntlzd_( Register a, Register s)              { emit_int32(CNTLZD_OPCODE | rta(a) | rs(s) | rc(1)); }
cnttzw(Register a,Register s)257 inline void Assembler::cnttzw(  Register a, Register s)              { emit_int32(CNTTZW_OPCODE | rta(a) | rs(s) | rc(0)); }
cnttzw_(Register a,Register s)258 inline void Assembler::cnttzw_( Register a, Register s)              { emit_int32(CNTTZW_OPCODE | rta(a) | rs(s) | rc(1)); }
cnttzd(Register a,Register s)259 inline void Assembler::cnttzd(  Register a, Register s)              { emit_int32(CNTTZD_OPCODE | rta(a) | rs(s) | rc(0)); }
cnttzd_(Register a,Register s)260 inline void Assembler::cnttzd_( Register a, Register s)              { emit_int32(CNTTZD_OPCODE | rta(a) | rs(s) | rc(1)); }
261 
262 // PPC 1, section 3.3.12, Fixed-Point Rotate and Shift Instructions
sld(Register a,Register s,Register b)263 inline void Assembler::sld(     Register a, Register s, Register b)  { emit_int32(SLD_OPCODE    | rta(a) | rs(s) | rb(b) | rc(0)); }
sld_(Register a,Register s,Register b)264 inline void Assembler::sld_(    Register a, Register s, Register b)  { emit_int32(SLD_OPCODE    | rta(a) | rs(s) | rb(b) | rc(1)); }
slw(Register a,Register s,Register b)265 inline void Assembler::slw(     Register a, Register s, Register b)  { emit_int32(SLW_OPCODE    | rta(a) | rs(s) | rb(b) | rc(0)); }
slw_(Register a,Register s,Register b)266 inline void Assembler::slw_(    Register a, Register s, Register b)  { emit_int32(SLW_OPCODE    | rta(a) | rs(s) | rb(b) | rc(1)); }
srd(Register a,Register s,Register b)267 inline void Assembler::srd(     Register a, Register s, Register b)  { emit_int32(SRD_OPCODE    | rta(a) | rs(s) | rb(b) | rc(0)); }
srd_(Register a,Register s,Register b)268 inline void Assembler::srd_(    Register a, Register s, Register b)  { emit_int32(SRD_OPCODE    | rta(a) | rs(s) | rb(b) | rc(1)); }
srw(Register a,Register s,Register b)269 inline void Assembler::srw(     Register a, Register s, Register b)  { emit_int32(SRW_OPCODE    | rta(a) | rs(s) | rb(b) | rc(0)); }
srw_(Register a,Register s,Register b)270 inline void Assembler::srw_(    Register a, Register s, Register b)  { emit_int32(SRW_OPCODE    | rta(a) | rs(s) | rb(b) | rc(1)); }
srad(Register a,Register s,Register b)271 inline void Assembler::srad(    Register a, Register s, Register b)  { emit_int32(SRAD_OPCODE   | rta(a) | rs(s) | rb(b) | rc(0)); }
srad_(Register a,Register s,Register b)272 inline void Assembler::srad_(   Register a, Register s, Register b)  { emit_int32(SRAD_OPCODE   | rta(a) | rs(s) | rb(b) | rc(1)); }
sraw(Register a,Register s,Register b)273 inline void Assembler::sraw(    Register a, Register s, Register b)  { emit_int32(SRAW_OPCODE   | rta(a) | rs(s) | rb(b) | rc(0)); }
sraw_(Register a,Register s,Register b)274 inline void Assembler::sraw_(   Register a, Register s, Register b)  { emit_int32(SRAW_OPCODE   | rta(a) | rs(s) | rb(b) | rc(1)); }
sradi(Register a,Register s,int sh6)275 inline void Assembler::sradi(   Register a, Register s, int sh6)     { emit_int32(SRADI_OPCODE  | rta(a) | rs(s) | sh162030(sh6) | rc(0)); }
sradi_(Register a,Register s,int sh6)276 inline void Assembler::sradi_(  Register a, Register s, int sh6)     { emit_int32(SRADI_OPCODE  | rta(a) | rs(s) | sh162030(sh6) | rc(1)); }
srawi(Register a,Register s,int sh5)277 inline void Assembler::srawi(   Register a, Register s, int sh5)     { emit_int32(SRAWI_OPCODE  | rta(a) | rs(s) | sh1620(sh5) | rc(0)); }
srawi_(Register a,Register s,int sh5)278 inline void Assembler::srawi_(  Register a, Register s, int sh5)     { emit_int32(SRAWI_OPCODE  | rta(a) | rs(s) | sh1620(sh5) | rc(1)); }
279 
280 // extended mnemonics for Shift Instructions
sldi(Register a,Register s,int sh6)281 inline void Assembler::sldi(    Register a, Register s, int sh6)     { Assembler::rldicr(a, s, sh6, 63-sh6); }
sldi_(Register a,Register s,int sh6)282 inline void Assembler::sldi_(   Register a, Register s, int sh6)     { Assembler::rldicr_(a, s, sh6, 63-sh6); }
slwi(Register a,Register s,int sh5)283 inline void Assembler::slwi(    Register a, Register s, int sh5)     { Assembler::rlwinm(a, s, sh5, 0, 31-sh5); }
slwi_(Register a,Register s,int sh5)284 inline void Assembler::slwi_(   Register a, Register s, int sh5)     { Assembler::rlwinm_(a, s, sh5, 0, 31-sh5); }
srdi(Register a,Register s,int sh6)285 inline void Assembler::srdi(    Register a, Register s, int sh6)     { Assembler::rldicl(a, s, 64-sh6, sh6); }
srdi_(Register a,Register s,int sh6)286 inline void Assembler::srdi_(   Register a, Register s, int sh6)     { Assembler::rldicl_(a, s, 64-sh6, sh6); }
srwi(Register a,Register s,int sh5)287 inline void Assembler::srwi(    Register a, Register s, int sh5)     { Assembler::rlwinm(a, s, 32-sh5, sh5, 31); }
srwi_(Register a,Register s,int sh5)288 inline void Assembler::srwi_(   Register a, Register s, int sh5)     { Assembler::rlwinm_(a, s, 32-sh5, sh5, 31); }
289 
clrrdi(Register a,Register s,int ui6)290 inline void Assembler::clrrdi(  Register a, Register s, int ui6)     { Assembler::rldicr(a, s, 0, 63-ui6); }
clrrdi_(Register a,Register s,int ui6)291 inline void Assembler::clrrdi_( Register a, Register s, int ui6)     { Assembler::rldicr_(a, s, 0, 63-ui6); }
clrldi(Register a,Register s,int ui6)292 inline void Assembler::clrldi(  Register a, Register s, int ui6)     { Assembler::rldicl(a, s, 0, ui6); }
clrldi_(Register a,Register s,int ui6)293 inline void Assembler::clrldi_( Register a, Register s, int ui6)     { Assembler::rldicl_(a, s, 0, ui6); }
clrlsldi(Register a,Register s,int clrl6,int shl6)294 inline void Assembler::clrlsldi( Register a, Register s, int clrl6, int shl6) { Assembler::rldic( a, s, shl6, clrl6-shl6); }
clrlsldi_(Register a,Register s,int clrl6,int shl6)295 inline void Assembler::clrlsldi_(Register a, Register s, int clrl6, int shl6) { Assembler::rldic_(a, s, shl6, clrl6-shl6); }
extrdi(Register a,Register s,int n,int b)296 inline void Assembler::extrdi(  Register a, Register s, int n, int b){ Assembler::rldicl(a, s, b+n, 64-n); }
297 // testbit with condition register.
testbitdi(ConditionRegister cr,Register a,Register s,int ui6)298 inline void Assembler::testbitdi(ConditionRegister cr, Register a, Register s, int ui6) {
299   if (cr == CCR0) {
300     Assembler::rldicr_(a, s, 63-ui6, 0);
301   } else {
302     Assembler::rldicr(a, s, 63-ui6, 0);
303     Assembler::cmpdi(cr, a, 0);
304   }
305 }
306 
307 // Byte reverse instructions (introduced with Power10)
brh(Register a,Register s)308 inline void Assembler::brh(Register a, Register s) { emit_int32(BRH_OPCODE | rta(a) | rs(s)); }
brw(Register a,Register s)309 inline void Assembler::brw(Register a, Register s) { emit_int32(BRW_OPCODE | rta(a) | rs(s)); }
brd(Register a,Register s)310 inline void Assembler::brd(Register a, Register s) { emit_int32(BRD_OPCODE | rta(a) | rs(s)); }
311 
312 // rotate instructions
rotldi(Register a,Register s,int n)313 inline void Assembler::rotldi( Register a, Register s, int n) { Assembler::rldicl(a, s, n, 0); }
rotrdi(Register a,Register s,int n)314 inline void Assembler::rotrdi( Register a, Register s, int n) { Assembler::rldicl(a, s, 64-n, 0); }
rotlwi(Register a,Register s,int n)315 inline void Assembler::rotlwi( Register a, Register s, int n) { Assembler::rlwinm(a, s, n, 0, 31); }
rotrwi(Register a,Register s,int n)316 inline void Assembler::rotrwi( Register a, Register s, int n) { Assembler::rlwinm(a, s, 32-n, 0, 31); }
317 
rldic(Register a,Register s,int sh6,int mb6)318 inline void Assembler::rldic(   Register a, Register s, int sh6, int mb6)         { emit_int32(RLDIC_OPCODE  | rta(a) | rs(s) | sh162030(sh6) | mb2126(mb6) | rc(0)); }
rldic_(Register a,Register s,int sh6,int mb6)319 inline void Assembler::rldic_(  Register a, Register s, int sh6, int mb6)         { emit_int32(RLDIC_OPCODE  | rta(a) | rs(s) | sh162030(sh6) | mb2126(mb6) | rc(1)); }
rldicr(Register a,Register s,int sh6,int mb6)320 inline void Assembler::rldicr(  Register a, Register s, int sh6, int mb6)         { emit_int32(RLDICR_OPCODE | rta(a) | rs(s) | sh162030(sh6) | mb2126(mb6) | rc(0)); }
rldicr_(Register a,Register s,int sh6,int mb6)321 inline void Assembler::rldicr_( Register a, Register s, int sh6, int mb6)         { emit_int32(RLDICR_OPCODE | rta(a) | rs(s) | sh162030(sh6) | mb2126(mb6) | rc(1)); }
rldicl(Register a,Register s,int sh6,int me6)322 inline void Assembler::rldicl(  Register a, Register s, int sh6, int me6)         { emit_int32(RLDICL_OPCODE | rta(a) | rs(s) | sh162030(sh6) | me2126(me6) | rc(0)); }
rldicl_(Register a,Register s,int sh6,int me6)323 inline void Assembler::rldicl_( Register a, Register s, int sh6, int me6)         { emit_int32(RLDICL_OPCODE | rta(a) | rs(s) | sh162030(sh6) | me2126(me6) | rc(1)); }
rlwinm(Register a,Register s,int sh5,int mb5,int me5)324 inline void Assembler::rlwinm(  Register a, Register s, int sh5, int mb5, int me5){ emit_int32(RLWINM_OPCODE | rta(a) | rs(s) | sh1620(sh5) | mb2125(mb5) | me2630(me5) | rc(0)); }
rlwinm_(Register a,Register s,int sh5,int mb5,int me5)325 inline void Assembler::rlwinm_( Register a, Register s, int sh5, int mb5, int me5){ emit_int32(RLWINM_OPCODE | rta(a) | rs(s) | sh1620(sh5) | mb2125(mb5) | me2630(me5) | rc(1)); }
rldimi(Register a,Register s,int sh6,int mb6)326 inline void Assembler::rldimi(  Register a, Register s, int sh6, int mb6)         { emit_int32(RLDIMI_OPCODE | rta(a) | rs(s) | sh162030(sh6) | mb2126(mb6) | rc(0)); }
rlwimi(Register a,Register s,int sh5,int mb5,int me5)327 inline void Assembler::rlwimi(  Register a, Register s, int sh5, int mb5, int me5){ emit_int32(RLWIMI_OPCODE | rta(a) | rs(s) | sh1620(sh5) | mb2125(mb5) | me2630(me5) | rc(0)); }
rldimi_(Register a,Register s,int sh6,int mb6)328 inline void Assembler::rldimi_( Register a, Register s, int sh6, int mb6)         { emit_int32(RLDIMI_OPCODE | rta(a) | rs(s) | sh162030(sh6) | mb2126(mb6) | rc(1)); }
insrdi(Register a,Register s,int n,int b)329 inline void Assembler::insrdi(  Register a, Register s, int n,   int b)           { Assembler::rldimi(a, s, 64-(b+n), b); }
insrwi(Register a,Register s,int n,int b)330 inline void Assembler::insrwi(  Register a, Register s, int n,   int b)           { Assembler::rlwimi(a, s, 32-(b+n), b, b+n-1); }
331 
332 // PPC 1, section 3.3.2 Fixed-Point Load Instructions
lwzx(Register d,Register s1,Register s2)333 inline void Assembler::lwzx( Register d, Register s1, Register s2) { emit_int32(LWZX_OPCODE | rt(d) | ra0mem(s1) | rb(s2));}
lwz(Register d,int si16,Register s1)334 inline void Assembler::lwz(  Register d, int si16,    Register s1) { emit_int32(LWZ_OPCODE  | rt(d) | d1(si16)   | ra0mem(s1));}
lwzu(Register d,int si16,Register s1)335 inline void Assembler::lwzu( Register d, int si16,    Register s1) { assert(d != s1, "according to ibm manual"); emit_int32(LWZU_OPCODE | rt(d) | d1(si16) | rta0mem(s1));}
336 
lwax(Register d,Register s1,Register s2)337 inline void Assembler::lwax( Register d, Register s1, Register s2) { emit_int32(LWAX_OPCODE | rt(d) | ra0mem(s1) | rb(s2));}
lwa(Register d,int si16,Register s1)338 inline void Assembler::lwa(  Register d, int si16,    Register s1) { emit_int32(LWA_OPCODE  | rt(d) | ds(si16)   | ra0mem(s1));}
339 
lwbrx(Register d,Register s1,Register s2)340 inline void Assembler::lwbrx( Register d, Register s1, Register s2) { emit_int32(LWBRX_OPCODE | rt(d) | ra0mem(s1) | rb(s2));}
341 
lhzx(Register d,Register s1,Register s2)342 inline void Assembler::lhzx( Register d, Register s1, Register s2) { emit_int32(LHZX_OPCODE | rt(d) | ra0mem(s1) | rb(s2));}
lhz(Register d,int si16,Register s1)343 inline void Assembler::lhz(  Register d, int si16,    Register s1) { emit_int32(LHZ_OPCODE  | rt(d) | d1(si16)   | ra0mem(s1));}
lhzu(Register d,int si16,Register s1)344 inline void Assembler::lhzu( Register d, int si16,    Register s1) { assert(d != s1, "according to ibm manual"); emit_int32(LHZU_OPCODE | rt(d) | d1(si16) | rta0mem(s1));}
345 
lhbrx(Register d,Register s1,Register s2)346 inline void Assembler::lhbrx( Register d, Register s1, Register s2) { emit_int32(LHBRX_OPCODE | rt(d) | ra0mem(s1) | rb(s2));}
347 
lhax(Register d,Register s1,Register s2)348 inline void Assembler::lhax( Register d, Register s1, Register s2) { emit_int32(LHAX_OPCODE | rt(d) | ra0mem(s1) | rb(s2));}
lha(Register d,int si16,Register s1)349 inline void Assembler::lha(  Register d, int si16,    Register s1) { emit_int32(LHA_OPCODE  | rt(d) | d1(si16)   | ra0mem(s1));}
lhau(Register d,int si16,Register s1)350 inline void Assembler::lhau( Register d, int si16,    Register s1) { assert(d != s1, "according to ibm manual"); emit_int32(LHAU_OPCODE | rt(d) | d1(si16) | rta0mem(s1));}
351 
lbzx(Register d,Register s1,Register s2)352 inline void Assembler::lbzx( Register d, Register s1, Register s2) { emit_int32(LBZX_OPCODE | rt(d) | ra0mem(s1) | rb(s2));}
lbz(Register d,int si16,Register s1)353 inline void Assembler::lbz(  Register d, int si16,    Register s1) { emit_int32(LBZ_OPCODE  | rt(d) | d1(si16)   | ra0mem(s1));}
lbzu(Register d,int si16,Register s1)354 inline void Assembler::lbzu( Register d, int si16,    Register s1) { assert(d != s1, "according to ibm manual"); emit_int32(LBZU_OPCODE | rt(d) | d1(si16) | rta0mem(s1));}
355 
ld(Register d,int si16,Register s1)356 inline void Assembler::ld(   Register d, int si16,    Register s1) { emit_int32(LD_OPCODE  | rt(d) | ds(si16)   | ra0mem(s1));}
ldx(Register d,Register s1,Register s2)357 inline void Assembler::ldx(  Register d, Register s1, Register s2) { emit_int32(LDX_OPCODE | rt(d) | ra0mem(s1) | rb(s2));}
ldu(Register d,int si16,Register s1)358 inline void Assembler::ldu(  Register d, int si16,    Register s1) { assert(d != s1, "according to ibm manual"); emit_int32(LDU_OPCODE | rt(d) | ds(si16) | rta0mem(s1));}
ldbrx(Register d,Register s1,Register s2)359 inline void Assembler::ldbrx( Register d, Register s1, Register s2) { emit_int32(LDBRX_OPCODE | rt(d) | ra0mem(s1) | rb(s2));}
360 
ld_ptr(Register d,int b,Register s1)361 inline void Assembler::ld_ptr(Register d, int b, Register s1) { ld(d, b, s1); }
ld_ptr(Register d,ByteSize b,Register s1)362 inline void Assembler::ld_ptr(Register d, ByteSize b, Register s1) { ld(d, in_bytes(b), s1); }
363 
364 //  PPC 1, section 3.3.3 Fixed-Point Store Instructions
stwx(Register d,Register s1,Register s2)365 inline void Assembler::stwx( Register d, Register s1, Register s2) { emit_int32(STWX_OPCODE | rs(d) | ra0mem(s1) | rb(s2));}
stw(Register d,int si16,Register s1)366 inline void Assembler::stw(  Register d, int si16,    Register s1) { emit_int32(STW_OPCODE  | rs(d) | d1(si16)   | ra0mem(s1));}
stwu(Register d,int si16,Register s1)367 inline void Assembler::stwu( Register d, int si16,    Register s1) { emit_int32(STWU_OPCODE | rs(d) | d1(si16)   | rta0mem(s1));}
stwbrx(Register d,Register s1,Register s2)368 inline void Assembler::stwbrx( Register d, Register s1, Register s2) { emit_int32(STWBRX_OPCODE | rs(d) | ra0mem(s1) | rb(s2));}
369 
sthx(Register d,Register s1,Register s2)370 inline void Assembler::sthx( Register d, Register s1, Register s2) { emit_int32(STHX_OPCODE | rs(d) | ra0mem(s1) | rb(s2));}
sth(Register d,int si16,Register s1)371 inline void Assembler::sth(  Register d, int si16,    Register s1) { emit_int32(STH_OPCODE  | rs(d) | d1(si16)   | ra0mem(s1));}
sthu(Register d,int si16,Register s1)372 inline void Assembler::sthu( Register d, int si16,    Register s1) { emit_int32(STHU_OPCODE | rs(d) | d1(si16)   | rta0mem(s1));}
sthbrx(Register d,Register s1,Register s2)373 inline void Assembler::sthbrx( Register d, Register s1, Register s2) { emit_int32(STHBRX_OPCODE | rs(d) | ra0mem(s1) | rb(s2));}
374 
stbx(Register d,Register s1,Register s2)375 inline void Assembler::stbx( Register d, Register s1, Register s2) { emit_int32(STBX_OPCODE | rs(d) | ra0mem(s1) | rb(s2));}
stb(Register d,int si16,Register s1)376 inline void Assembler::stb(  Register d, int si16,    Register s1) { emit_int32(STB_OPCODE  | rs(d) | d1(si16)   | ra0mem(s1));}
stbu(Register d,int si16,Register s1)377 inline void Assembler::stbu( Register d, int si16,    Register s1) { emit_int32(STBU_OPCODE | rs(d) | d1(si16)   | rta0mem(s1));}
378 
std(Register d,int si16,Register s1)379 inline void Assembler::std(  Register d, int si16,    Register s1) { emit_int32(STD_OPCODE  | rs(d) | ds(si16)   | ra0mem(s1));}
stdx(Register d,Register s1,Register s2)380 inline void Assembler::stdx( Register d, Register s1, Register s2) { emit_int32(STDX_OPCODE | rs(d) | ra0mem(s1) | rb(s2));}
stdu(Register d,int si16,Register s1)381 inline void Assembler::stdu( Register d, int si16,    Register s1) { emit_int32(STDU_OPCODE | rs(d) | ds(si16)   | rta0mem(s1));}
stdux(Register s,Register a,Register b)382 inline void Assembler::stdux(Register s, Register a,  Register b)  { emit_int32(STDUX_OPCODE| rs(s) | rta0mem(a) | rb(b));}
stdbrx(Register d,Register s1,Register s2)383 inline void Assembler::stdbrx( Register d, Register s1, Register s2) { emit_int32(STDBRX_OPCODE | rs(d) | ra0mem(s1) | rb(s2));}
384 
st_ptr(Register d,int b,Register s1)385 inline void Assembler::st_ptr(Register d, int b, Register s1) { std(d, b, s1); }
st_ptr(Register d,ByteSize b,Register s1)386 inline void Assembler::st_ptr(Register d, ByteSize b, Register s1) { std(d, in_bytes(b), s1); }
387 
388 // PPC 1, section 3.3.13 Move To/From System Register Instructions
mtlr(Register s1)389 inline void Assembler::mtlr( Register s1)         { emit_int32(MTLR_OPCODE  | rs(s1)); }
mflr(Register d)390 inline void Assembler::mflr( Register d )         { emit_int32(MFLR_OPCODE  | rt(d)); }
mtctr(Register s1)391 inline void Assembler::mtctr(Register s1)         { emit_int32(MTCTR_OPCODE | rs(s1)); }
mfctr(Register d)392 inline void Assembler::mfctr(Register d )         { emit_int32(MFCTR_OPCODE | rt(d)); }
mtcrf(int afxm,Register s)393 inline void Assembler::mtcrf(int afxm, Register s){ emit_int32(MTCRF_OPCODE | fxm(afxm) | rs(s)); }
mfcr(Register d)394 inline void Assembler::mfcr( Register d )         { emit_int32(MFCR_OPCODE  | rt(d)); }
mcrf(ConditionRegister crd,ConditionRegister cra)395 inline void Assembler::mcrf( ConditionRegister crd, ConditionRegister cra)
396                                                       { emit_int32(MCRF_OPCODE | bf(crd) | bfa(cra)); }
mtcr(Register s)397 inline void Assembler::mtcr( Register s)          { Assembler::mtcrf(0xff, s); }
398 // Introduced in Power 9:
mcrxrx(ConditionRegister cra)399 inline void Assembler::mcrxrx(ConditionRegister cra)
400                                                   { emit_int32(MCRXRX_OPCODE | bf(cra)); }
setb(Register d,ConditionRegister cra)401 inline void Assembler::setb(Register d, ConditionRegister cra)
402                                                   { emit_int32(SETB_OPCODE | rt(d) | bfa(cra)); }
403 
setbc(Register d,int biint)404 inline void Assembler::setbc(Register d, int biint)
405                                                   { emit_int32(SETBC_OPCODE | rt(d) | bi(biint)); }
setbc(Register d,ConditionRegister cr,Condition cc)406 inline void Assembler::setbc(Register d, ConditionRegister cr, Condition cc) {
407   setbc(d, bi0(cr, cc));
408 }
setnbc(Register d,int biint)409 inline void Assembler::setnbc(Register d, int biint)
410                                                   { emit_int32(SETNBC_OPCODE | rt(d) | bi(biint)); }
setnbc(Register d,ConditionRegister cr,Condition cc)411 inline void Assembler::setnbc(Register d, ConditionRegister cr, Condition cc) {
412   setnbc(d, bi0(cr, cc));
413 }
414 
415 // Special purpose registers
416 // Exception Register
mtxer(Register s1)417 inline void Assembler::mtxer(Register s1)         { emit_int32(MTXER_OPCODE | rs(s1)); }
mfxer(Register d)418 inline void Assembler::mfxer(Register d )         { emit_int32(MFXER_OPCODE | rt(d)); }
419 // Vector Register Save Register
mtvrsave(Register s1)420 inline void Assembler::mtvrsave(Register s1)      { emit_int32(MTVRSAVE_OPCODE | rs(s1)); }
mfvrsave(Register d)421 inline void Assembler::mfvrsave(Register d )      { emit_int32(MFVRSAVE_OPCODE | rt(d)); }
422 // Timebase
mftb(Register d)423 inline void Assembler::mftb(Register d )          { emit_int32(MFTB_OPCODE  | rt(d)); }
424 // Introduced with Power 8:
425 // Data Stream Control Register
mtdscr(Register s1)426 inline void Assembler::mtdscr(Register s1)        { emit_int32(MTDSCR_OPCODE | rs(s1)); }
mfdscr(Register d)427 inline void Assembler::mfdscr(Register d )        { emit_int32(MFDSCR_OPCODE | rt(d)); }
428 // Transactional Memory Registers
mftfhar(Register d)429 inline void Assembler::mftfhar(Register d )       { emit_int32(MFTFHAR_OPCODE   | rt(d)); }
mftfiar(Register d)430 inline void Assembler::mftfiar(Register d )       { emit_int32(MFTFIAR_OPCODE   | rt(d)); }
mftexasr(Register d)431 inline void Assembler::mftexasr(Register d )      { emit_int32(MFTEXASR_OPCODE  | rt(d)); }
mftexasru(Register d)432 inline void Assembler::mftexasru(Register d )     { emit_int32(MFTEXASRU_OPCODE | rt(d)); }
433 
434 // SAP JVM 2006-02-13 PPC branch instruction.
435 // PPC 1, section 2.4.1 Branch Instructions
b(address a,relocInfo::relocType rt)436 inline void Assembler::b( address a, relocInfo::relocType rt) { emit_data(BXX_OPCODE| li(disp( intptr_t(a), intptr_t(pc()))) |aa(0)|lk(0), rt); }
b(Label & L)437 inline void Assembler::b( Label& L)                           { b( target(L)); }
bl(address a,relocInfo::relocType rt)438 inline void Assembler::bl(address a, relocInfo::relocType rt) { emit_data(BXX_OPCODE| li(disp( intptr_t(a), intptr_t(pc()))) |aa(0)|lk(1), rt); }
bl(Label & L)439 inline void Assembler::bl(Label& L)                           { bl(target(L)); }
bc(int boint,int biint,address a,relocInfo::relocType rt)440 inline void Assembler::bc( int boint, int biint, address a, relocInfo::relocType rt) { emit_data(BCXX_OPCODE| bo(boint) | bi(biint) | bd(disp( intptr_t(a), intptr_t(pc()))) | aa(0) | lk(0), rt); }
bc(int boint,int biint,Label & L)441 inline void Assembler::bc( int boint, int biint, Label& L)                           { bc(boint, biint, target(L)); }
bcl(int boint,int biint,address a,relocInfo::relocType rt)442 inline void Assembler::bcl(int boint, int biint, address a, relocInfo::relocType rt) { emit_data(BCXX_OPCODE| bo(boint) | bi(biint) | bd(disp( intptr_t(a), intptr_t(pc()))) | aa(0)|lk(1)); }
bcl(int boint,int biint,Label & L)443 inline void Assembler::bcl(int boint, int biint, Label& L)                           { bcl(boint, biint, target(L)); }
444 
bclr(int boint,int biint,int bhint,relocInfo::relocType rt)445 inline void Assembler::bclr(  int boint, int biint, int bhint, relocInfo::relocType rt) { emit_data(BCLR_OPCODE | bo(boint) | bi(biint) | bh(bhint) | aa(0) | lk(0), rt); }
bclrl(int boint,int biint,int bhint,relocInfo::relocType rt)446 inline void Assembler::bclrl( int boint, int biint, int bhint, relocInfo::relocType rt) { emit_data(BCLR_OPCODE | bo(boint) | bi(biint) | bh(bhint) | aa(0) | lk(1), rt); }
bcctr(int boint,int biint,int bhint,relocInfo::relocType rt)447 inline void Assembler::bcctr( int boint, int biint, int bhint, relocInfo::relocType rt) { emit_data(BCCTR_OPCODE| bo(boint) | bi(biint) | bh(bhint) | aa(0) | lk(0), rt); }
bcctrl(int boint,int biint,int bhint,relocInfo::relocType rt)448 inline void Assembler::bcctrl(int boint, int biint, int bhint, relocInfo::relocType rt) { emit_data(BCCTR_OPCODE| bo(boint) | bi(biint) | bh(bhint) | aa(0) | lk(1), rt); }
449 
450 // helper function for b
is_within_range_of_b(address a,address pc)451 inline bool Assembler::is_within_range_of_b(address a, address pc) {
452   // Guard against illegal branch targets, e.g. -1 (see CompiledStaticCall and ad-file).
453   if ((((uint64_t)a) & 0x3) != 0) return false;
454 
455   const int range = 1 << (29-6); // li field is from bit 6 to bit 29.
456   int value = disp(intptr_t(a), intptr_t(pc));
457   bool result = -range <= value && value < range-1;
458 #ifdef ASSERT
459   if (result) li(value); // Assert that value is in correct range.
460 #endif
461   return result;
462 }
463 
464 // helper functions for bcxx.
is_within_range_of_bcxx(address a,address pc)465 inline bool Assembler::is_within_range_of_bcxx(address a, address pc) {
466   // Guard against illegal branch targets, e.g. -1 (see CompiledStaticCall and ad-file).
467   if ((((uint64_t)a) & 0x3) != 0) return false;
468 
469   const int range = 1 << (29-16); // bd field is from bit 16 to bit 29.
470   int value = disp(intptr_t(a), intptr_t(pc));
471   bool result = -range <= value && value < range-1;
472 #ifdef ASSERT
473   if (result) bd(value); // Assert that value is in correct range.
474 #endif
475   return result;
476 }
477 
478 // Get the destination of a bxx branch (b, bl, ba, bla).
bxx_destination(address baddr)479 address  Assembler::bxx_destination(address baddr) { return bxx_destination(*(int*)baddr, baddr); }
bxx_destination(int instr,address pc)480 address  Assembler::bxx_destination(int instr, address pc) { return (address)bxx_destination_offset(instr, (intptr_t)pc); }
bxx_destination_offset(int instr,intptr_t bxx_pos)481 intptr_t Assembler::bxx_destination_offset(int instr, intptr_t bxx_pos) {
482   intptr_t displ = inv_li_field(instr);
483   return bxx_pos + displ;
484 }
485 
486 // Extended mnemonics for Branch Instructions
blt(ConditionRegister crx,Label & L)487 inline void Assembler::blt(ConditionRegister crx, Label& L) { Assembler::bc(bcondCRbiIs1, bi0(crx, less), L); }
bgt(ConditionRegister crx,Label & L)488 inline void Assembler::bgt(ConditionRegister crx, Label& L) { Assembler::bc(bcondCRbiIs1, bi0(crx, greater), L); }
beq(ConditionRegister crx,Label & L)489 inline void Assembler::beq(ConditionRegister crx, Label& L) { Assembler::bc(bcondCRbiIs1, bi0(crx, equal), L); }
bso(ConditionRegister crx,Label & L)490 inline void Assembler::bso(ConditionRegister crx, Label& L) { Assembler::bc(bcondCRbiIs1, bi0(crx, summary_overflow), L); }
bge(ConditionRegister crx,Label & L)491 inline void Assembler::bge(ConditionRegister crx, Label& L) { Assembler::bc(bcondCRbiIs0, bi0(crx, less), L); }
ble(ConditionRegister crx,Label & L)492 inline void Assembler::ble(ConditionRegister crx, Label& L) { Assembler::bc(bcondCRbiIs0, bi0(crx, greater), L); }
bne(ConditionRegister crx,Label & L)493 inline void Assembler::bne(ConditionRegister crx, Label& L) { Assembler::bc(bcondCRbiIs0, bi0(crx, equal), L); }
bns(ConditionRegister crx,Label & L)494 inline void Assembler::bns(ConditionRegister crx, Label& L) { Assembler::bc(bcondCRbiIs0, bi0(crx, summary_overflow), L); }
495 
496 // Branch instructions with static prediction hints.
blt_predict_taken(ConditionRegister crx,Label & L)497 inline void Assembler::blt_predict_taken    (ConditionRegister crx, Label& L) { bc(bcondCRbiIs1_bhintIsTaken,    bi0(crx, less), L); }
bgt_predict_taken(ConditionRegister crx,Label & L)498 inline void Assembler::bgt_predict_taken    (ConditionRegister crx, Label& L) { bc(bcondCRbiIs1_bhintIsTaken,    bi0(crx, greater), L); }
beq_predict_taken(ConditionRegister crx,Label & L)499 inline void Assembler::beq_predict_taken    (ConditionRegister crx, Label& L) { bc(bcondCRbiIs1_bhintIsTaken,    bi0(crx, equal), L); }
bso_predict_taken(ConditionRegister crx,Label & L)500 inline void Assembler::bso_predict_taken    (ConditionRegister crx, Label& L) { bc(bcondCRbiIs1_bhintIsTaken,    bi0(crx, summary_overflow), L); }
bge_predict_taken(ConditionRegister crx,Label & L)501 inline void Assembler::bge_predict_taken    (ConditionRegister crx, Label& L) { bc(bcondCRbiIs0_bhintIsTaken,    bi0(crx, less), L); }
ble_predict_taken(ConditionRegister crx,Label & L)502 inline void Assembler::ble_predict_taken    (ConditionRegister crx, Label& L) { bc(bcondCRbiIs0_bhintIsTaken,    bi0(crx, greater), L); }
bne_predict_taken(ConditionRegister crx,Label & L)503 inline void Assembler::bne_predict_taken    (ConditionRegister crx, Label& L) { bc(bcondCRbiIs0_bhintIsTaken,    bi0(crx, equal), L); }
bns_predict_taken(ConditionRegister crx,Label & L)504 inline void Assembler::bns_predict_taken    (ConditionRegister crx, Label& L) { bc(bcondCRbiIs0_bhintIsTaken,    bi0(crx, summary_overflow), L); }
blt_predict_not_taken(ConditionRegister crx,Label & L)505 inline void Assembler::blt_predict_not_taken(ConditionRegister crx, Label& L) { bc(bcondCRbiIs1_bhintIsNotTaken, bi0(crx, less), L); }
bgt_predict_not_taken(ConditionRegister crx,Label & L)506 inline void Assembler::bgt_predict_not_taken(ConditionRegister crx, Label& L) { bc(bcondCRbiIs1_bhintIsNotTaken, bi0(crx, greater), L); }
beq_predict_not_taken(ConditionRegister crx,Label & L)507 inline void Assembler::beq_predict_not_taken(ConditionRegister crx, Label& L) { bc(bcondCRbiIs1_bhintIsNotTaken, bi0(crx, equal), L); }
bso_predict_not_taken(ConditionRegister crx,Label & L)508 inline void Assembler::bso_predict_not_taken(ConditionRegister crx, Label& L) { bc(bcondCRbiIs1_bhintIsNotTaken, bi0(crx, summary_overflow), L); }
bge_predict_not_taken(ConditionRegister crx,Label & L)509 inline void Assembler::bge_predict_not_taken(ConditionRegister crx, Label& L) { bc(bcondCRbiIs0_bhintIsNotTaken, bi0(crx, less), L); }
ble_predict_not_taken(ConditionRegister crx,Label & L)510 inline void Assembler::ble_predict_not_taken(ConditionRegister crx, Label& L) { bc(bcondCRbiIs0_bhintIsNotTaken, bi0(crx, greater), L); }
bne_predict_not_taken(ConditionRegister crx,Label & L)511 inline void Assembler::bne_predict_not_taken(ConditionRegister crx, Label& L) { bc(bcondCRbiIs0_bhintIsNotTaken, bi0(crx, equal), L); }
bns_predict_not_taken(ConditionRegister crx,Label & L)512 inline void Assembler::bns_predict_not_taken(ConditionRegister crx, Label& L) { bc(bcondCRbiIs0_bhintIsNotTaken, bi0(crx, summary_overflow), L); }
513 
514 // For use in conjunction with testbitdi:
btrue(ConditionRegister crx,Label & L)515 inline void Assembler::btrue( ConditionRegister crx, Label& L) { Assembler::bne(crx, L); }
bfalse(ConditionRegister crx,Label & L)516 inline void Assembler::bfalse(ConditionRegister crx, Label& L) { Assembler::beq(crx, L); }
517 
bltl(ConditionRegister crx,Label & L)518 inline void Assembler::bltl(ConditionRegister crx, Label& L) { Assembler::bcl(bcondCRbiIs1, bi0(crx, less), L); }
bgtl(ConditionRegister crx,Label & L)519 inline void Assembler::bgtl(ConditionRegister crx, Label& L) { Assembler::bcl(bcondCRbiIs1, bi0(crx, greater), L); }
beql(ConditionRegister crx,Label & L)520 inline void Assembler::beql(ConditionRegister crx, Label& L) { Assembler::bcl(bcondCRbiIs1, bi0(crx, equal), L); }
bsol(ConditionRegister crx,Label & L)521 inline void Assembler::bsol(ConditionRegister crx, Label& L) { Assembler::bcl(bcondCRbiIs1, bi0(crx, summary_overflow), L); }
bgel(ConditionRegister crx,Label & L)522 inline void Assembler::bgel(ConditionRegister crx, Label& L) { Assembler::bcl(bcondCRbiIs0, bi0(crx, less), L); }
blel(ConditionRegister crx,Label & L)523 inline void Assembler::blel(ConditionRegister crx, Label& L) { Assembler::bcl(bcondCRbiIs0, bi0(crx, greater), L); }
bnel(ConditionRegister crx,Label & L)524 inline void Assembler::bnel(ConditionRegister crx, Label& L) { Assembler::bcl(bcondCRbiIs0, bi0(crx, equal), L); }
bnsl(ConditionRegister crx,Label & L)525 inline void Assembler::bnsl(ConditionRegister crx, Label& L) { Assembler::bcl(bcondCRbiIs0, bi0(crx, summary_overflow), L); }
526 
527 // Extended mnemonics for Branch Instructions via LR.
528 // We use `blr' for returns.
blr(relocInfo::relocType rt)529 inline void Assembler::blr(relocInfo::relocType rt) { Assembler::bclr(bcondAlways, 0, bhintbhBCLRisReturn, rt); }
530 
531 // Extended mnemonics for Branch Instructions with CTR.
532 // Bdnz means `decrement CTR and jump to L if CTR is not zero'.
bdnz(Label & L)533 inline void Assembler::bdnz(Label& L) { Assembler::bc(16, 0, L); }
534 // Decrement and branch if result is zero.
bdz(Label & L)535 inline void Assembler::bdz(Label& L)  { Assembler::bc(18, 0, L); }
536 // We use `bctr[l]' for jumps/calls in function descriptor glue
537 // code, e.g. for calls to runtime functions.
bctr(relocInfo::relocType rt)538 inline void Assembler::bctr( relocInfo::relocType rt) { Assembler::bcctr(bcondAlways, 0, bhintbhBCCTRisNotReturnButSame, rt); }
bctrl(relocInfo::relocType rt)539 inline void Assembler::bctrl(relocInfo::relocType rt) { Assembler::bcctrl(bcondAlways, 0, bhintbhBCCTRisNotReturnButSame, rt); }
540 // Conditional jumps/branches via CTR.
beqctr(ConditionRegister crx,relocInfo::relocType rt)541 inline void Assembler::beqctr( ConditionRegister crx, relocInfo::relocType rt) { Assembler::bcctr( bcondCRbiIs1, bi0(crx, equal), bhintbhBCCTRisNotReturnButSame, rt); }
beqctrl(ConditionRegister crx,relocInfo::relocType rt)542 inline void Assembler::beqctrl(ConditionRegister crx, relocInfo::relocType rt) { Assembler::bcctrl(bcondCRbiIs1, bi0(crx, equal), bhintbhBCCTRisNotReturnButSame, rt); }
bnectr(ConditionRegister crx,relocInfo::relocType rt)543 inline void Assembler::bnectr( ConditionRegister crx, relocInfo::relocType rt) { Assembler::bcctr( bcondCRbiIs0, bi0(crx, equal), bhintbhBCCTRisNotReturnButSame, rt); }
bnectrl(ConditionRegister crx,relocInfo::relocType rt)544 inline void Assembler::bnectrl(ConditionRegister crx, relocInfo::relocType rt) { Assembler::bcctrl(bcondCRbiIs0, bi0(crx, equal), bhintbhBCCTRisNotReturnButSame, rt); }
545 
546 // condition register logic instructions
crand(int d,int s1,int s2)547 inline void Assembler::crand( int d, int s1, int s2) { emit_int32(CRAND_OPCODE  | bt(d) | ba(s1) | bb(s2)); }
crnand(int d,int s1,int s2)548 inline void Assembler::crnand(int d, int s1, int s2) { emit_int32(CRNAND_OPCODE | bt(d) | ba(s1) | bb(s2)); }
cror(int d,int s1,int s2)549 inline void Assembler::cror(  int d, int s1, int s2) { emit_int32(CROR_OPCODE   | bt(d) | ba(s1) | bb(s2)); }
crxor(int d,int s1,int s2)550 inline void Assembler::crxor( int d, int s1, int s2) { emit_int32(CRXOR_OPCODE  | bt(d) | ba(s1) | bb(s2)); }
crnor(int d,int s1,int s2)551 inline void Assembler::crnor( int d, int s1, int s2) { emit_int32(CRNOR_OPCODE  | bt(d) | ba(s1) | bb(s2)); }
creqv(int d,int s1,int s2)552 inline void Assembler::creqv( int d, int s1, int s2) { emit_int32(CREQV_OPCODE  | bt(d) | ba(s1) | bb(s2)); }
crandc(int d,int s1,int s2)553 inline void Assembler::crandc(int d, int s1, int s2) { emit_int32(CRANDC_OPCODE | bt(d) | ba(s1) | bb(s2)); }
crorc(int d,int s1,int s2)554 inline void Assembler::crorc( int d, int s1, int s2) { emit_int32(CRORC_OPCODE  | bt(d) | ba(s1) | bb(s2)); }
555 
556 // More convenient version.
crand(ConditionRegister crdst,Condition cdst,ConditionRegister crsrc,Condition csrc)557 inline void Assembler::crand( ConditionRegister crdst, Condition cdst, ConditionRegister crsrc, Condition csrc) {
558   int dst_bit = condition_register_bit(crdst, cdst),
559       src_bit = condition_register_bit(crsrc, csrc);
560   crand(dst_bit, src_bit, dst_bit);
561 }
crnand(ConditionRegister crdst,Condition cdst,ConditionRegister crsrc,Condition csrc)562 inline void Assembler::crnand(ConditionRegister crdst, Condition cdst, ConditionRegister crsrc, Condition csrc) {
563   int dst_bit = condition_register_bit(crdst, cdst),
564       src_bit = condition_register_bit(crsrc, csrc);
565   crnand(dst_bit, src_bit, dst_bit);
566 }
cror(ConditionRegister crdst,Condition cdst,ConditionRegister crsrc,Condition csrc)567 inline void Assembler::cror(  ConditionRegister crdst, Condition cdst, ConditionRegister crsrc, Condition csrc) {
568   int dst_bit = condition_register_bit(crdst, cdst),
569       src_bit = condition_register_bit(crsrc, csrc);
570   cror(dst_bit, src_bit, dst_bit);
571 }
crxor(ConditionRegister crdst,Condition cdst,ConditionRegister crsrc,Condition csrc)572 inline void Assembler::crxor( ConditionRegister crdst, Condition cdst, ConditionRegister crsrc, Condition csrc) {
573   int dst_bit = condition_register_bit(crdst, cdst),
574       src_bit = condition_register_bit(crsrc, csrc);
575   crxor(dst_bit, src_bit, dst_bit);
576 }
crnor(ConditionRegister crdst,Condition cdst,ConditionRegister crsrc,Condition csrc)577 inline void Assembler::crnor( ConditionRegister crdst, Condition cdst, ConditionRegister crsrc, Condition csrc) {
578   int dst_bit = condition_register_bit(crdst, cdst),
579       src_bit = condition_register_bit(crsrc, csrc);
580   crnor(dst_bit, src_bit, dst_bit);
581 }
creqv(ConditionRegister crdst,Condition cdst,ConditionRegister crsrc,Condition csrc)582 inline void Assembler::creqv( ConditionRegister crdst, Condition cdst, ConditionRegister crsrc, Condition csrc) {
583   int dst_bit = condition_register_bit(crdst, cdst),
584       src_bit = condition_register_bit(crsrc, csrc);
585   creqv(dst_bit, src_bit, dst_bit);
586 }
crandc(ConditionRegister crdst,Condition cdst,ConditionRegister crsrc,Condition csrc)587 inline void Assembler::crandc(ConditionRegister crdst, Condition cdst, ConditionRegister crsrc, Condition csrc) {
588   int dst_bit = condition_register_bit(crdst, cdst),
589       src_bit = condition_register_bit(crsrc, csrc);
590   crandc(dst_bit, src_bit, dst_bit);
591 }
crorc(ConditionRegister crdst,Condition cdst,ConditionRegister crsrc,Condition csrc)592 inline void Assembler::crorc( ConditionRegister crdst, Condition cdst, ConditionRegister crsrc, Condition csrc) {
593   int dst_bit = condition_register_bit(crdst, cdst),
594       src_bit = condition_register_bit(crsrc, csrc);
595   crorc(dst_bit, src_bit, dst_bit);
596 }
597 
598 // Conditional move (>= Power7)
isel(Register d,ConditionRegister cr,Condition cc,bool inv,Register a,Register b)599 inline void Assembler::isel(Register d, ConditionRegister cr, Condition cc, bool inv, Register a, Register b) {
600   if (b == noreg) {
601     b = d; // Can be omitted if old value should be kept in "else" case.
602   }
603   Register first = a;
604   Register second = b;
605   if (inv) {
606     first = b;
607     second = a; // exchange
608   }
609   assert(first != R0, "r0 not allowed");
610   isel(d, first, second, bi0(cr, cc));
611 }
isel_0(Register d,ConditionRegister cr,Condition cc,Register b)612 inline void Assembler::isel_0(Register d, ConditionRegister cr, Condition cc, Register b) {
613   if (b == noreg) {
614     b = d; // Can be omitted if old value should be kept in "else" case.
615   }
616   isel(d, R0, b, bi0(cr, cc));
617 }
618 
619 // PPC 2, section 3.2.1 Instruction Cache Instructions
icbi(Register s1,Register s2)620 inline void Assembler::icbi(    Register s1, Register s2)         { emit_int32( ICBI_OPCODE   | ra0mem(s1) | rb(s2)           ); }
621 // PPC 2, section 3.2.2 Data Cache Instructions
622 //inline void Assembler::dcba(  Register s1, Register s2)         { emit_int32( DCBA_OPCODE   | ra0mem(s1) | rb(s2)           ); }
dcbz(Register s1,Register s2)623 inline void Assembler::dcbz(    Register s1, Register s2)         { emit_int32( DCBZ_OPCODE   | ra0mem(s1) | rb(s2)           ); }
dcbst(Register s1,Register s2)624 inline void Assembler::dcbst(   Register s1, Register s2)         { emit_int32( DCBST_OPCODE  | ra0mem(s1) | rb(s2)           ); }
dcbf(Register s1,Register s2)625 inline void Assembler::dcbf(    Register s1, Register s2)         { emit_int32( DCBF_OPCODE   | ra0mem(s1) | rb(s2)           ); }
626 // dcache read hint
dcbt(Register s1,Register s2)627 inline void Assembler::dcbt(    Register s1, Register s2)         { emit_int32( DCBT_OPCODE   | ra0mem(s1) | rb(s2)           ); }
dcbtct(Register s1,Register s2,int ct)628 inline void Assembler::dcbtct(  Register s1, Register s2, int ct) { emit_int32( DCBT_OPCODE   | ra0mem(s1) | rb(s2) | thct(ct)); }
dcbtds(Register s1,Register s2,int ds)629 inline void Assembler::dcbtds(  Register s1, Register s2, int ds) { emit_int32( DCBT_OPCODE   | ra0mem(s1) | rb(s2) | thds(ds)); }
630 // dcache write hint
dcbtst(Register s1,Register s2)631 inline void Assembler::dcbtst(  Register s1, Register s2)         { emit_int32( DCBTST_OPCODE | ra0mem(s1) | rb(s2)           ); }
dcbtstct(Register s1,Register s2,int ct)632 inline void Assembler::dcbtstct(Register s1, Register s2, int ct) { emit_int32( DCBTST_OPCODE | ra0mem(s1) | rb(s2) | thct(ct)); }
633 
634 // machine barrier instructions:
sync(int a)635 inline void Assembler::sync(int a) { emit_int32( SYNC_OPCODE | l910(a)); }
sync()636 inline void Assembler::sync()      { Assembler::sync(0); }
lwsync()637 inline void Assembler::lwsync()    { Assembler::sync(1); }
ptesync()638 inline void Assembler::ptesync()   { Assembler::sync(2); }
eieio()639 inline void Assembler::eieio()     { emit_int32( EIEIO_OPCODE); }
isync()640 inline void Assembler::isync()     { emit_int32( ISYNC_OPCODE); }
elemental_membar(int e)641 inline void Assembler::elemental_membar(int e) { assert(0 < e && e < 16, "invalid encoding"); emit_int32( SYNC_OPCODE | e1215(e)); }
642 
643 // Wait instructions for polling.
wait()644 inline void Assembler::wait()    { emit_int32( WAIT_OPCODE); }
waitrsv()645 inline void Assembler::waitrsv() { emit_int32( WAIT_OPCODE | 1<<(31-10)); } // WC=0b01 >=Power7
646 
647 // atomics
648 // Use ra0mem to disallow R0 as base.
lbarx_unchecked(Register d,Register a,Register b,int eh1)649 inline void Assembler::lbarx_unchecked(Register d, Register a, Register b, int eh1)           { emit_int32( LBARX_OPCODE | rt(d) | ra0mem(a) | rb(b) | eh(eh1)); }
lharx_unchecked(Register d,Register a,Register b,int eh1)650 inline void Assembler::lharx_unchecked(Register d, Register a, Register b, int eh1)           { emit_int32( LHARX_OPCODE | rt(d) | ra0mem(a) | rb(b) | eh(eh1)); }
lwarx_unchecked(Register d,Register a,Register b,int eh1)651 inline void Assembler::lwarx_unchecked(Register d, Register a, Register b, int eh1)           { emit_int32( LWARX_OPCODE | rt(d) | ra0mem(a) | rb(b) | eh(eh1)); }
ldarx_unchecked(Register d,Register a,Register b,int eh1)652 inline void Assembler::ldarx_unchecked(Register d, Register a, Register b, int eh1)           { emit_int32( LDARX_OPCODE | rt(d) | ra0mem(a) | rb(b) | eh(eh1)); }
lqarx_unchecked(Register d,Register a,Register b,int eh1)653 inline void Assembler::lqarx_unchecked(Register d, Register a, Register b, int eh1)           { emit_int32( LQARX_OPCODE | rt(d) | ra0mem(a) | rb(b) | eh(eh1)); }
lxarx_hint_exclusive_access()654 inline bool Assembler::lxarx_hint_exclusive_access()                                          { return VM_Version::has_lxarxeh(); }
lbarx(Register d,Register a,Register b,bool hint_exclusive_access)655 inline void Assembler::lbarx( Register d, Register a, Register b, bool hint_exclusive_access) { lbarx_unchecked(d, a, b, (hint_exclusive_access && lxarx_hint_exclusive_access() && UseExtendedLoadAndReserveInstructionsPPC64) ? 1 : 0); }
lharx(Register d,Register a,Register b,bool hint_exclusive_access)656 inline void Assembler::lharx( Register d, Register a, Register b, bool hint_exclusive_access) { lharx_unchecked(d, a, b, (hint_exclusive_access && lxarx_hint_exclusive_access() && UseExtendedLoadAndReserveInstructionsPPC64) ? 1 : 0); }
lwarx(Register d,Register a,Register b,bool hint_exclusive_access)657 inline void Assembler::lwarx( Register d, Register a, Register b, bool hint_exclusive_access) { lwarx_unchecked(d, a, b, (hint_exclusive_access && lxarx_hint_exclusive_access() && UseExtendedLoadAndReserveInstructionsPPC64) ? 1 : 0); }
ldarx(Register d,Register a,Register b,bool hint_exclusive_access)658 inline void Assembler::ldarx( Register d, Register a, Register b, bool hint_exclusive_access) { ldarx_unchecked(d, a, b, (hint_exclusive_access && lxarx_hint_exclusive_access() && UseExtendedLoadAndReserveInstructionsPPC64) ? 1 : 0); }
lqarx(Register d,Register a,Register b,bool hint_exclusive_access)659 inline void Assembler::lqarx( Register d, Register a, Register b, bool hint_exclusive_access) { lqarx_unchecked(d, a, b, (hint_exclusive_access && lxarx_hint_exclusive_access() && UseExtendedLoadAndReserveInstructionsPPC64) ? 1 : 0); }
stbcx_(Register s,Register a,Register b)660 inline void Assembler::stbcx_(Register s, Register a, Register b)                             { emit_int32( STBCX_OPCODE | rs(s) | ra0mem(a) | rb(b) | rc(1)); }
sthcx_(Register s,Register a,Register b)661 inline void Assembler::sthcx_(Register s, Register a, Register b)                             { emit_int32( STHCX_OPCODE | rs(s) | ra0mem(a) | rb(b) | rc(1)); }
stwcx_(Register s,Register a,Register b)662 inline void Assembler::stwcx_(Register s, Register a, Register b)                             { emit_int32( STWCX_OPCODE | rs(s) | ra0mem(a) | rb(b) | rc(1)); }
stdcx_(Register s,Register a,Register b)663 inline void Assembler::stdcx_(Register s, Register a, Register b)                             { emit_int32( STDCX_OPCODE | rs(s) | ra0mem(a) | rb(b) | rc(1)); }
stqcx_(Register s,Register a,Register b)664 inline void Assembler::stqcx_(Register s, Register a, Register b)                             { emit_int32( STQCX_OPCODE | rs(s) | ra0mem(a) | rb(b) | rc(1)); }
665 
666 // Instructions for adjusting thread priority
667 // for simultaneous multithreading (SMT) on >= POWER5.
smt_prio_very_low()668 inline void Assembler::smt_prio_very_low()    { Assembler::or_unchecked(R31, R31, R31); }
smt_prio_low()669 inline void Assembler::smt_prio_low()         { Assembler::or_unchecked(R1,  R1,  R1); }
smt_prio_medium_low()670 inline void Assembler::smt_prio_medium_low()  { Assembler::or_unchecked(R6,  R6,  R6); }
smt_prio_medium()671 inline void Assembler::smt_prio_medium()      { Assembler::or_unchecked(R2,  R2,  R2); }
smt_prio_medium_high()672 inline void Assembler::smt_prio_medium_high() { Assembler::or_unchecked(R5,  R5,  R5); }
smt_prio_high()673 inline void Assembler::smt_prio_high()        { Assembler::or_unchecked(R3,  R3,  R3); }
674 // >= Power7
smt_yield()675 inline void Assembler::smt_yield()            { Assembler::or_unchecked(R27, R27, R27); } // never actually implemented
smt_mdoio()676 inline void Assembler::smt_mdoio()            { Assembler::or_unchecked(R29, R29, R29); } // never actually implemetned
smt_mdoom()677 inline void Assembler::smt_mdoom()            { Assembler::or_unchecked(R30, R30, R30); } // never actually implemented
678 // Power8
smt_miso()679 inline void Assembler::smt_miso()             { Assembler::or_unchecked(R26, R26, R26); } // never actually implemented
680 
twi_0(Register a)681 inline void Assembler::twi_0(Register a)      { twi_unchecked(0, a, 0);}
682 
683 // trap instructions
tdi_unchecked(int tobits,Register a,int si16)684 inline void Assembler::tdi_unchecked(int tobits, Register a, int si16){                                     emit_int32( TDI_OPCODE | to(tobits) | ra(a) | si(si16)); }
twi_unchecked(int tobits,Register a,int si16)685 inline void Assembler::twi_unchecked(int tobits, Register a, int si16){                                     emit_int32( TWI_OPCODE | to(tobits) | ra(a) | si(si16)); }
tdi(int tobits,Register a,int si16)686 inline void Assembler::tdi(int tobits, Register a, int si16)          { assert(UseSIGTRAP, "precondition"); tdi_unchecked(tobits, a, si16);                      }
twi(int tobits,Register a,int si16)687 inline void Assembler::twi(int tobits, Register a, int si16)          { assert(UseSIGTRAP, "precondition"); twi_unchecked(tobits, a, si16);                      }
td(int tobits,Register a,Register b)688 inline void Assembler::td( int tobits, Register a, Register b)        { assert(UseSIGTRAP, "precondition"); emit_int32( TD_OPCODE  | to(tobits) | ra(a) | rb(b)); }
tw(int tobits,Register a,Register b)689 inline void Assembler::tw( int tobits, Register a, Register b)        { assert(UseSIGTRAP, "precondition"); emit_int32( TW_OPCODE  | to(tobits) | ra(a) | rb(b)); }
690 
691 // FLOATING POINT instructions ppc.
692 // PPC 1, section 4.6.2 Floating-Point Load Instructions
693 // Use ra0mem instead of ra in some instructions below.
lfs(FloatRegister d,int si16,Register a)694 inline void Assembler::lfs( FloatRegister d, int si16, Register a)   { emit_int32( LFS_OPCODE  | frt(d) | ra0mem(a) | simm(si16,16)); }
lfsu(FloatRegister d,int si16,Register a)695 inline void Assembler::lfsu(FloatRegister d, int si16, Register a)   { emit_int32( LFSU_OPCODE | frt(d) | ra(a)     | simm(si16,16)); }
lfsx(FloatRegister d,Register a,Register b)696 inline void Assembler::lfsx(FloatRegister d, Register a, Register b) { emit_int32( LFSX_OPCODE | frt(d) | ra0mem(a) | rb(b)); }
lfd(FloatRegister d,int si16,Register a)697 inline void Assembler::lfd( FloatRegister d, int si16, Register a)   { emit_int32( LFD_OPCODE  | frt(d) | ra0mem(a) | simm(si16,16)); }
lfdu(FloatRegister d,int si16,Register a)698 inline void Assembler::lfdu(FloatRegister d, int si16, Register a)   { emit_int32( LFDU_OPCODE | frt(d) | ra(a)     | simm(si16,16)); }
lfdx(FloatRegister d,Register a,Register b)699 inline void Assembler::lfdx(FloatRegister d, Register a, Register b) { emit_int32( LFDX_OPCODE | frt(d) | ra0mem(a) | rb(b)); }
700 
701 // PPC 1, section 4.6.3 Floating-Point Store Instructions
702 // Use ra0mem instead of ra in some instructions below.
stfs(FloatRegister s,int si16,Register a)703 inline void Assembler::stfs( FloatRegister s, int si16, Register a)  { emit_int32( STFS_OPCODE  | frs(s) | ra0mem(a) | simm(si16,16)); }
stfsu(FloatRegister s,int si16,Register a)704 inline void Assembler::stfsu(FloatRegister s, int si16, Register a)  { emit_int32( STFSU_OPCODE | frs(s) | ra(a)     | simm(si16,16)); }
stfsx(FloatRegister s,Register a,Register b)705 inline void Assembler::stfsx(FloatRegister s, Register a, Register b){ emit_int32( STFSX_OPCODE | frs(s) | ra0mem(a) | rb(b)); }
stfd(FloatRegister s,int si16,Register a)706 inline void Assembler::stfd( FloatRegister s, int si16, Register a)  { emit_int32( STFD_OPCODE  | frs(s) | ra0mem(a) | simm(si16,16)); }
stfdu(FloatRegister s,int si16,Register a)707 inline void Assembler::stfdu(FloatRegister s, int si16, Register a)  { emit_int32( STFDU_OPCODE | frs(s) | ra(a)     | simm(si16,16)); }
stfdx(FloatRegister s,Register a,Register b)708 inline void Assembler::stfdx(FloatRegister s, Register a, Register b){ emit_int32( STFDX_OPCODE | frs(s) | ra0mem(a) | rb(b)); }
709 
710 // PPC 1, section 4.6.4 Floating-Point Move Instructions
fmr(FloatRegister d,FloatRegister b)711 inline void Assembler::fmr( FloatRegister d, FloatRegister b) { emit_int32( FMR_OPCODE | frt(d) | frb(b) | rc(0)); }
fmr_(FloatRegister d,FloatRegister b)712 inline void Assembler::fmr_(FloatRegister d, FloatRegister b) { emit_int32( FMR_OPCODE | frt(d) | frb(b) | rc(1)); }
713 
frin(FloatRegister d,FloatRegister b)714 inline void Assembler::frin( FloatRegister d, FloatRegister b) { emit_int32( FRIN_OPCODE | frt(d) | frb(b) | rc(0)); }
frip(FloatRegister d,FloatRegister b)715 inline void Assembler::frip( FloatRegister d, FloatRegister b) { emit_int32( FRIP_OPCODE | frt(d) | frb(b) | rc(0)); }
frim(FloatRegister d,FloatRegister b)716 inline void Assembler::frim( FloatRegister d, FloatRegister b) { emit_int32( FRIM_OPCODE | frt(d) | frb(b) | rc(0)); }
717 
718 // These are special Power6 opcodes, reused for "lfdepx" and "stfdepx"
719 // on Power7.  Do not use.
720 //inline void Assembler::mffgpr( FloatRegister d, Register b)   { emit_int32( MFFGPR_OPCODE | frt(d) | rb(b) | rc(0)); }
721 //inline void Assembler::mftgpr( Register d, FloatRegister b)   { emit_int32( MFTGPR_OPCODE | rt(d) | frb(b) | rc(0)); }
722 // add cmpb and popcntb to detect ppc power version.
cmpb(Register a,Register s,Register b)723 inline void Assembler::cmpb(   Register a, Register s, Register b) { guarantee(VM_Version::has_cmpb(), "opcode not supported on this hardware");
724                                                                      emit_int32( CMPB_OPCODE    | rta(a) | rs(s) | rb(b) | rc(0)); }
popcntb(Register a,Register s)725 inline void Assembler::popcntb(Register a, Register s)             { guarantee(VM_Version::has_popcntb(), "opcode not supported on this hardware");
726                                                                      emit_int32( POPCNTB_OPCODE | rta(a) | rs(s)); };
popcntw(Register a,Register s)727 inline void Assembler::popcntw(Register a, Register s)             { guarantee(VM_Version::has_popcntw(), "opcode not supported on this hardware");
728                                                                      emit_int32( POPCNTW_OPCODE | rta(a) | rs(s)); };
popcntd(Register a,Register s)729 inline void Assembler::popcntd(Register a, Register s)             { emit_int32( POPCNTD_OPCODE | rta(a) | rs(s)); };
730 
fneg(FloatRegister d,FloatRegister b)731 inline void Assembler::fneg(  FloatRegister d, FloatRegister b) { emit_int32( FNEG_OPCODE  | frt(d) | frb(b) | rc(0)); }
fneg_(FloatRegister d,FloatRegister b)732 inline void Assembler::fneg_( FloatRegister d, FloatRegister b) { emit_int32( FNEG_OPCODE  | frt(d) | frb(b) | rc(1)); }
fabs(FloatRegister d,FloatRegister b)733 inline void Assembler::fabs(  FloatRegister d, FloatRegister b) { emit_int32( FABS_OPCODE  | frt(d) | frb(b) | rc(0)); }
fabs_(FloatRegister d,FloatRegister b)734 inline void Assembler::fabs_( FloatRegister d, FloatRegister b) { emit_int32( FABS_OPCODE  | frt(d) | frb(b) | rc(1)); }
fnabs(FloatRegister d,FloatRegister b)735 inline void Assembler::fnabs( FloatRegister d, FloatRegister b) { emit_int32( FNABS_OPCODE | frt(d) | frb(b) | rc(0)); }
fnabs_(FloatRegister d,FloatRegister b)736 inline void Assembler::fnabs_(FloatRegister d, FloatRegister b) { emit_int32( FNABS_OPCODE | frt(d) | frb(b) | rc(1)); }
737 
738 // PPC 1, section 4.6.5.1 Floating-Point Elementary Arithmetic Instructions
fadd(FloatRegister d,FloatRegister a,FloatRegister b)739 inline void Assembler::fadd(  FloatRegister d, FloatRegister a, FloatRegister b) { emit_int32( FADD_OPCODE  | frt(d) | fra(a) | frb(b) | rc(0)); }
fadd_(FloatRegister d,FloatRegister a,FloatRegister b)740 inline void Assembler::fadd_( FloatRegister d, FloatRegister a, FloatRegister b) { emit_int32( FADD_OPCODE  | frt(d) | fra(a) | frb(b) | rc(1)); }
fadds(FloatRegister d,FloatRegister a,FloatRegister b)741 inline void Assembler::fadds( FloatRegister d, FloatRegister a, FloatRegister b) { emit_int32( FADDS_OPCODE | frt(d) | fra(a) | frb(b) | rc(0)); }
fadds_(FloatRegister d,FloatRegister a,FloatRegister b)742 inline void Assembler::fadds_(FloatRegister d, FloatRegister a, FloatRegister b) { emit_int32( FADDS_OPCODE | frt(d) | fra(a) | frb(b) | rc(1)); }
fsub(FloatRegister d,FloatRegister a,FloatRegister b)743 inline void Assembler::fsub(  FloatRegister d, FloatRegister a, FloatRegister b) { emit_int32( FSUB_OPCODE  | frt(d) | fra(a) | frb(b) | rc(0)); }
fsub_(FloatRegister d,FloatRegister a,FloatRegister b)744 inline void Assembler::fsub_( FloatRegister d, FloatRegister a, FloatRegister b) { emit_int32( FSUB_OPCODE  | frt(d) | fra(a) | frb(b) | rc(1)); }
fsubs(FloatRegister d,FloatRegister a,FloatRegister b)745 inline void Assembler::fsubs( FloatRegister d, FloatRegister a, FloatRegister b) { emit_int32( FSUBS_OPCODE | frt(d) | fra(a) | frb(b) | rc(0)); }
fsubs_(FloatRegister d,FloatRegister a,FloatRegister b)746 inline void Assembler::fsubs_(FloatRegister d, FloatRegister a, FloatRegister b) { emit_int32( FSUBS_OPCODE | frt(d) | fra(a) | frb(b) | rc(1)); }
fmul(FloatRegister d,FloatRegister a,FloatRegister c)747 inline void Assembler::fmul(  FloatRegister d, FloatRegister a, FloatRegister c) { emit_int32( FMUL_OPCODE  | frt(d) | fra(a) | frc(c) | rc(0)); }
fmul_(FloatRegister d,FloatRegister a,FloatRegister c)748 inline void Assembler::fmul_( FloatRegister d, FloatRegister a, FloatRegister c) { emit_int32( FMUL_OPCODE  | frt(d) | fra(a) | frc(c) | rc(1)); }
fmuls(FloatRegister d,FloatRegister a,FloatRegister c)749 inline void Assembler::fmuls( FloatRegister d, FloatRegister a, FloatRegister c) { emit_int32( FMULS_OPCODE | frt(d) | fra(a) | frc(c) | rc(0)); }
fmuls_(FloatRegister d,FloatRegister a,FloatRegister c)750 inline void Assembler::fmuls_(FloatRegister d, FloatRegister a, FloatRegister c) { emit_int32( FMULS_OPCODE | frt(d) | fra(a) | frc(c) | rc(1)); }
fdiv(FloatRegister d,FloatRegister a,FloatRegister b)751 inline void Assembler::fdiv(  FloatRegister d, FloatRegister a, FloatRegister b) { emit_int32( FDIV_OPCODE  | frt(d) | fra(a) | frb(b) | rc(0)); }
fdiv_(FloatRegister d,FloatRegister a,FloatRegister b)752 inline void Assembler::fdiv_( FloatRegister d, FloatRegister a, FloatRegister b) { emit_int32( FDIV_OPCODE  | frt(d) | fra(a) | frb(b) | rc(1)); }
fdivs(FloatRegister d,FloatRegister a,FloatRegister b)753 inline void Assembler::fdivs( FloatRegister d, FloatRegister a, FloatRegister b) { emit_int32( FDIVS_OPCODE | frt(d) | fra(a) | frb(b) | rc(0)); }
fdivs_(FloatRegister d,FloatRegister a,FloatRegister b)754 inline void Assembler::fdivs_(FloatRegister d, FloatRegister a, FloatRegister b) { emit_int32( FDIVS_OPCODE | frt(d) | fra(a) | frb(b) | rc(1)); }
755 
756 // Fused multiply-accumulate instructions.
757 // WARNING: Use only when rounding between the 2 parts is not desired.
758 // Some floating point tck tests will fail if used incorrectly.
fmadd(FloatRegister d,FloatRegister a,FloatRegister c,FloatRegister b)759 inline void Assembler::fmadd(   FloatRegister d, FloatRegister a, FloatRegister c, FloatRegister b) { emit_int32( FMADD_OPCODE   | frt(d) | fra(a) | frb(b) | frc(c) | rc(0)); }
fmadd_(FloatRegister d,FloatRegister a,FloatRegister c,FloatRegister b)760 inline void Assembler::fmadd_(  FloatRegister d, FloatRegister a, FloatRegister c, FloatRegister b) { emit_int32( FMADD_OPCODE   | frt(d) | fra(a) | frb(b) | frc(c) | rc(1)); }
fmadds(FloatRegister d,FloatRegister a,FloatRegister c,FloatRegister b)761 inline void Assembler::fmadds(  FloatRegister d, FloatRegister a, FloatRegister c, FloatRegister b) { emit_int32( FMADDS_OPCODE  | frt(d) | fra(a) | frb(b) | frc(c) | rc(0)); }
fmadds_(FloatRegister d,FloatRegister a,FloatRegister c,FloatRegister b)762 inline void Assembler::fmadds_( FloatRegister d, FloatRegister a, FloatRegister c, FloatRegister b) { emit_int32( FMADDS_OPCODE  | frt(d) | fra(a) | frb(b) | frc(c) | rc(1)); }
fmsub(FloatRegister d,FloatRegister a,FloatRegister c,FloatRegister b)763 inline void Assembler::fmsub(   FloatRegister d, FloatRegister a, FloatRegister c, FloatRegister b) { emit_int32( FMSUB_OPCODE   | frt(d) | fra(a) | frb(b) | frc(c) | rc(0)); }
fmsub_(FloatRegister d,FloatRegister a,FloatRegister c,FloatRegister b)764 inline void Assembler::fmsub_(  FloatRegister d, FloatRegister a, FloatRegister c, FloatRegister b) { emit_int32( FMSUB_OPCODE   | frt(d) | fra(a) | frb(b) | frc(c) | rc(1)); }
fmsubs(FloatRegister d,FloatRegister a,FloatRegister c,FloatRegister b)765 inline void Assembler::fmsubs(  FloatRegister d, FloatRegister a, FloatRegister c, FloatRegister b) { emit_int32( FMSUBS_OPCODE  | frt(d) | fra(a) | frb(b) | frc(c) | rc(0)); }
fmsubs_(FloatRegister d,FloatRegister a,FloatRegister c,FloatRegister b)766 inline void Assembler::fmsubs_( FloatRegister d, FloatRegister a, FloatRegister c, FloatRegister b) { emit_int32( FMSUBS_OPCODE  | frt(d) | fra(a) | frb(b) | frc(c) | rc(1)); }
fnmadd(FloatRegister d,FloatRegister a,FloatRegister c,FloatRegister b)767 inline void Assembler::fnmadd(  FloatRegister d, FloatRegister a, FloatRegister c, FloatRegister b) { emit_int32( FNMADD_OPCODE  | frt(d) | fra(a) | frb(b) | frc(c) | rc(0)); }
fnmadd_(FloatRegister d,FloatRegister a,FloatRegister c,FloatRegister b)768 inline void Assembler::fnmadd_( FloatRegister d, FloatRegister a, FloatRegister c, FloatRegister b) { emit_int32( FNMADD_OPCODE  | frt(d) | fra(a) | frb(b) | frc(c) | rc(1)); }
fnmadds(FloatRegister d,FloatRegister a,FloatRegister c,FloatRegister b)769 inline void Assembler::fnmadds( FloatRegister d, FloatRegister a, FloatRegister c, FloatRegister b) { emit_int32( FNMADDS_OPCODE | frt(d) | fra(a) | frb(b) | frc(c) | rc(0)); }
fnmadds_(FloatRegister d,FloatRegister a,FloatRegister c,FloatRegister b)770 inline void Assembler::fnmadds_(FloatRegister d, FloatRegister a, FloatRegister c, FloatRegister b) { emit_int32( FNMADDS_OPCODE | frt(d) | fra(a) | frb(b) | frc(c) | rc(1)); }
fnmsub(FloatRegister d,FloatRegister a,FloatRegister c,FloatRegister b)771 inline void Assembler::fnmsub(  FloatRegister d, FloatRegister a, FloatRegister c, FloatRegister b) { emit_int32( FNMSUB_OPCODE  | frt(d) | fra(a) | frb(b) | frc(c) | rc(0)); }
fnmsub_(FloatRegister d,FloatRegister a,FloatRegister c,FloatRegister b)772 inline void Assembler::fnmsub_( FloatRegister d, FloatRegister a, FloatRegister c, FloatRegister b) { emit_int32( FNMSUB_OPCODE  | frt(d) | fra(a) | frb(b) | frc(c) | rc(1)); }
fnmsubs(FloatRegister d,FloatRegister a,FloatRegister c,FloatRegister b)773 inline void Assembler::fnmsubs( FloatRegister d, FloatRegister a, FloatRegister c, FloatRegister b) { emit_int32( FNMSUBS_OPCODE | frt(d) | fra(a) | frb(b) | frc(c) | rc(0)); }
fnmsubs_(FloatRegister d,FloatRegister a,FloatRegister c,FloatRegister b)774 inline void Assembler::fnmsubs_(FloatRegister d, FloatRegister a, FloatRegister c, FloatRegister b) { emit_int32( FNMSUBS_OPCODE | frt(d) | fra(a) | frb(b) | frc(c) | rc(1)); }
775 
776 // PPC 1, section 4.6.6 Floating-Point Rounding and Conversion Instructions
frsp(FloatRegister d,FloatRegister b)777 inline void Assembler::frsp(  FloatRegister d, FloatRegister b) { emit_int32( FRSP_OPCODE   | frt(d) | frb(b) | rc(0)); }
fctid(FloatRegister d,FloatRegister b)778 inline void Assembler::fctid( FloatRegister d, FloatRegister b) { emit_int32( FCTID_OPCODE  | frt(d) | frb(b) | rc(0)); }
fctidz(FloatRegister d,FloatRegister b)779 inline void Assembler::fctidz(FloatRegister d, FloatRegister b) { emit_int32( FCTIDZ_OPCODE | frt(d) | frb(b) | rc(0)); }
fctiw(FloatRegister d,FloatRegister b)780 inline void Assembler::fctiw( FloatRegister d, FloatRegister b) { emit_int32( FCTIW_OPCODE  | frt(d) | frb(b) | rc(0)); }
fctiwz(FloatRegister d,FloatRegister b)781 inline void Assembler::fctiwz(FloatRegister d, FloatRegister b) { emit_int32( FCTIWZ_OPCODE | frt(d) | frb(b) | rc(0)); }
fcfid(FloatRegister d,FloatRegister b)782 inline void Assembler::fcfid( FloatRegister d, FloatRegister b) { emit_int32( FCFID_OPCODE  | frt(d) | frb(b) | rc(0)); }
fcfids(FloatRegister d,FloatRegister b)783 inline void Assembler::fcfids(FloatRegister d, FloatRegister b) { guarantee(VM_Version::has_fcfids(), "opcode not supported on this hardware");
784                                                                   emit_int32( FCFIDS_OPCODE | frt(d) | frb(b) | rc(0)); }
785 
786 // PPC 1, section 4.6.7 Floating-Point Compare Instructions
fcmpu(ConditionRegister crx,FloatRegister a,FloatRegister b)787 inline void Assembler::fcmpu( ConditionRegister crx, FloatRegister a, FloatRegister b) { emit_int32( FCMPU_OPCODE | bf(crx) | fra(a) | frb(b)); }
788 
789 // PPC 1, section 5.2.1 Floating-Point Arithmetic Instructions
fsqrt(FloatRegister d,FloatRegister b)790 inline void Assembler::fsqrt( FloatRegister d, FloatRegister b) { guarantee(VM_Version::has_fsqrt(), "opcode not supported on this hardware");
791                                                                   emit_int32( FSQRT_OPCODE  | frt(d) | frb(b) | rc(0)); }
fsqrts(FloatRegister d,FloatRegister b)792 inline void Assembler::fsqrts(FloatRegister d, FloatRegister b) { guarantee(VM_Version::has_fsqrts(), "opcode not supported on this hardware");
793                                                                   emit_int32( FSQRTS_OPCODE | frt(d) | frb(b) | rc(0)); }
794 
795 // Vector instructions for >= Power6.
lvebx(VectorRegister d,Register s1,Register s2)796 inline void Assembler::lvebx( VectorRegister d, Register s1, Register s2) { emit_int32( LVEBX_OPCODE  | vrt(d) | ra0mem(s1) | rb(s2)); }
lvehx(VectorRegister d,Register s1,Register s2)797 inline void Assembler::lvehx( VectorRegister d, Register s1, Register s2) { emit_int32( LVEHX_OPCODE  | vrt(d) | ra0mem(s1) | rb(s2)); }
lvewx(VectorRegister d,Register s1,Register s2)798 inline void Assembler::lvewx( VectorRegister d, Register s1, Register s2) { emit_int32( LVEWX_OPCODE  | vrt(d) | ra0mem(s1) | rb(s2)); }
lvx(VectorRegister d,Register s1,Register s2)799 inline void Assembler::lvx(   VectorRegister d, Register s1, Register s2) { emit_int32( LVX_OPCODE    | vrt(d) | ra0mem(s1) | rb(s2)); }
lvxl(VectorRegister d,Register s1,Register s2)800 inline void Assembler::lvxl(  VectorRegister d, Register s1, Register s2) { emit_int32( LVXL_OPCODE   | vrt(d) | ra0mem(s1) | rb(s2)); }
stvebx(VectorRegister d,Register s1,Register s2)801 inline void Assembler::stvebx(VectorRegister d, Register s1, Register s2) { emit_int32( STVEBX_OPCODE | vrt(d) | ra0mem(s1) | rb(s2)); }
stvehx(VectorRegister d,Register s1,Register s2)802 inline void Assembler::stvehx(VectorRegister d, Register s1, Register s2) { emit_int32( STVEHX_OPCODE | vrt(d) | ra0mem(s1) | rb(s2)); }
stvewx(VectorRegister d,Register s1,Register s2)803 inline void Assembler::stvewx(VectorRegister d, Register s1, Register s2) { emit_int32( STVEWX_OPCODE | vrt(d) | ra0mem(s1) | rb(s2)); }
stvx(VectorRegister d,Register s1,Register s2)804 inline void Assembler::stvx(  VectorRegister d, Register s1, Register s2) { emit_int32( STVX_OPCODE   | vrt(d) | ra0mem(s1) | rb(s2)); }
stvxl(VectorRegister d,Register s1,Register s2)805 inline void Assembler::stvxl( VectorRegister d, Register s1, Register s2) { emit_int32( STVXL_OPCODE  | vrt(d) | ra0mem(s1) | rb(s2)); }
lvsl(VectorRegister d,Register s1,Register s2)806 inline void Assembler::lvsl(  VectorRegister d, Register s1, Register s2) { emit_int32( LVSL_OPCODE   | vrt(d) | ra0mem(s1) | rb(s2)); }
lvsr(VectorRegister d,Register s1,Register s2)807 inline void Assembler::lvsr(  VectorRegister d, Register s1, Register s2) { emit_int32( LVSR_OPCODE   | vrt(d) | ra0mem(s1) | rb(s2)); }
808 
809 // Vector-Scalar (VSX) instructions.
lxv(VectorSRegister d,int ui16,Register a)810 inline void Assembler::lxv(     VectorSRegister d, int ui16, Register a)     { assert(is_aligned(ui16, 16), "displacement must be a multiple of 16"); emit_int32( LXV_OPCODE  | vsrt_dq(d) | ra0mem(a) | uimm(ui16, 16)); }
stxv(VectorSRegister d,int ui16,Register a)811 inline void Assembler::stxv(    VectorSRegister d, int ui16, Register a)     { assert(is_aligned(ui16, 16), "displacement must be a multiple of 16"); emit_int32( STXV_OPCODE  | vsrs_dq(d) | ra0mem(a) | uimm(ui16, 16)); }
lxvl(VectorSRegister d,Register s1,Register b)812 inline void Assembler::lxvl(    VectorSRegister d, Register s1, Register b)  { emit_int32( LXVL_OPCODE    | vsrt(d) | ra0mem(s1) | rb(b)); }
stxvl(VectorSRegister d,Register s1,Register b)813 inline void Assembler::stxvl(   VectorSRegister d, Register s1, Register b)  { emit_int32( STXVL_OPCODE   | vsrt(d) | ra0mem(s1) | rb(b)); }
lxvd2x(VectorSRegister d,Register s1)814 inline void Assembler::lxvd2x(  VectorSRegister d, Register s1)              { emit_int32( LXVD2X_OPCODE  | vsrt(d) | ra(0) | rb(s1)); }
lxvd2x(VectorSRegister d,Register s1,Register s2)815 inline void Assembler::lxvd2x(  VectorSRegister d, Register s1, Register s2) { emit_int32( LXVD2X_OPCODE  | vsrt(d) | ra0mem(s1) | rb(s2)); }
stxvd2x(VectorSRegister d,Register s1)816 inline void Assembler::stxvd2x( VectorSRegister d, Register s1)              { emit_int32( STXVD2X_OPCODE | vsrs(d) | ra(0) | rb(s1)); }
stxvd2x(VectorSRegister d,Register s1,Register s2)817 inline void Assembler::stxvd2x( VectorSRegister d, Register s1, Register s2) { emit_int32( STXVD2X_OPCODE | vsrs(d) | ra0mem(s1) | rb(s2)); }
mtvsrd(VectorSRegister d,Register a)818 inline void Assembler::mtvsrd(  VectorSRegister d, Register a)               { emit_int32( MTVSRD_OPCODE  | vsrt(d)  | ra(a)); }
mtvsrdd(VectorSRegister d,Register a,Register b)819 inline void Assembler::mtvsrdd( VectorSRegister d, Register a, Register b)   { emit_int32( MTVSRDD_OPCODE | vsrt(d)  | ra(a) | rb(b)); }
mfvsrd(Register d,VectorSRegister a)820 inline void Assembler::mfvsrd(  Register d, VectorSRegister a)               { emit_int32( MFVSRD_OPCODE  | vsrs(a)  | ra(d)); }
mtvsrwz(VectorSRegister d,Register a)821 inline void Assembler::mtvsrwz( VectorSRegister d, Register a)               { emit_int32( MTVSRWZ_OPCODE | vsrt(d) | ra(a)); }
mfvsrwz(Register d,VectorSRegister a)822 inline void Assembler::mfvsrwz( Register d, VectorSRegister a)               { emit_int32( MFVSRWZ_OPCODE | vsrs(a) | ra(d)); }
xxspltib(VectorSRegister d,int ui8)823 inline void Assembler::xxspltib(VectorSRegister d, int ui8)                  { emit_int32( XXSPLTIB_OPCODE | vsrt(d) | imm8(ui8)); }
xxspltw(VectorSRegister d,VectorSRegister b,int ui2)824 inline void Assembler::xxspltw( VectorSRegister d, VectorSRegister b, int ui2)           { emit_int32( XXSPLTW_OPCODE | vsrt(d) | vsrb(b) | xxsplt_uim(uimm(ui2,2))); }
xxland(VectorSRegister d,VectorSRegister a,VectorSRegister b)825 inline void Assembler::xxland(  VectorSRegister d, VectorSRegister a, VectorSRegister b) { emit_int32( XXLAND_OPCODE | vsrt(d) | vsra(a) | vsrb(b)); }
xxlor(VectorSRegister d,VectorSRegister a,VectorSRegister b)826 inline void Assembler::xxlor(   VectorSRegister d, VectorSRegister a, VectorSRegister b) { emit_int32( XXLOR_OPCODE  | vsrt(d) | vsra(a) | vsrb(b)); }
xxlxor(VectorSRegister d,VectorSRegister a,VectorSRegister b)827 inline void Assembler::xxlxor(  VectorSRegister d, VectorSRegister a, VectorSRegister b) { emit_int32( XXLXOR_OPCODE | vsrt(d) | vsra(a) | vsrb(b)); }
xxleqv(VectorSRegister d,VectorSRegister a,VectorSRegister b)828 inline void Assembler::xxleqv(  VectorSRegister d, VectorSRegister a, VectorSRegister b) { emit_int32( XXLEQV_OPCODE | vsrt(d) | vsra(a) | vsrb(b)); }
xxbrd(VectorSRegister d,VectorSRegister b)829 inline void Assembler::xxbrd(   VectorSRegister d, VectorSRegister b)                    { emit_int32( XXBRD_OPCODE | vsrt(d) | vsrb(b) ); }
xxbrw(VectorSRegister d,VectorSRegister b)830 inline void Assembler::xxbrw(   VectorSRegister d, VectorSRegister b)                    { emit_int32( XXBRW_OPCODE | vsrt(d) | vsrb(b) ); }
xvdivsp(VectorSRegister d,VectorSRegister a,VectorSRegister b)831 inline void Assembler::xvdivsp( VectorSRegister d, VectorSRegister a, VectorSRegister b) { emit_int32( XVDIVSP_OPCODE | vsrt(d) | vsra(a) | vsrb(b)); }
xvdivdp(VectorSRegister d,VectorSRegister a,VectorSRegister b)832 inline void Assembler::xvdivdp( VectorSRegister d, VectorSRegister a, VectorSRegister b) { emit_int32( XVDIVDP_OPCODE | vsrt(d) | vsra(a) | vsrb(b)); }
xvabssp(VectorSRegister d,VectorSRegister b)833 inline void Assembler::xvabssp( VectorSRegister d, VectorSRegister b)                    { emit_int32( XVABSSP_OPCODE | vsrt(d) | vsrb(b)); }
xvabsdp(VectorSRegister d,VectorSRegister b)834 inline void Assembler::xvabsdp( VectorSRegister d, VectorSRegister b)                    { emit_int32( XVABSDP_OPCODE | vsrt(d) | vsrb(b)); }
xvnegsp(VectorSRegister d,VectorSRegister b)835 inline void Assembler::xvnegsp( VectorSRegister d, VectorSRegister b)                    { emit_int32( XVNEGSP_OPCODE | vsrt(d) | vsrb(b)); }
xvnegdp(VectorSRegister d,VectorSRegister b)836 inline void Assembler::xvnegdp( VectorSRegister d, VectorSRegister b)                    { emit_int32( XVNEGDP_OPCODE | vsrt(d) | vsrb(b)); }
xvsqrtsp(VectorSRegister d,VectorSRegister b)837 inline void Assembler::xvsqrtsp(VectorSRegister d, VectorSRegister b)                    { emit_int32( XVSQRTSP_OPCODE| vsrt(d) | vsrb(b)); }
xvsqrtdp(VectorSRegister d,VectorSRegister b)838 inline void Assembler::xvsqrtdp(VectorSRegister d, VectorSRegister b)                    { emit_int32( XVSQRTDP_OPCODE| vsrt(d) | vsrb(b)); }
xscvdpspn(VectorSRegister d,VectorSRegister b)839 inline void Assembler::xscvdpspn(VectorSRegister d, VectorSRegister b)                   { emit_int32( XSCVDPSPN_OPCODE | vsrt(d) | vsrb(b)); }
xvadddp(VectorSRegister d,VectorSRegister a,VectorSRegister b)840 inline void Assembler::xvadddp( VectorSRegister d, VectorSRegister a, VectorSRegister b) { emit_int32( XVADDDP_OPCODE | vsrt(d) | vsra(a) | vsrb(b)); }
xvsubdp(VectorSRegister d,VectorSRegister a,VectorSRegister b)841 inline void Assembler::xvsubdp( VectorSRegister d, VectorSRegister a, VectorSRegister b) { emit_int32( XVSUBDP_OPCODE | vsrt(d) | vsra(a) | vsrb(b)); }
xvmulsp(VectorSRegister d,VectorSRegister a,VectorSRegister b)842 inline void Assembler::xvmulsp( VectorSRegister d, VectorSRegister a, VectorSRegister b) { emit_int32( XVMULSP_OPCODE | vsrt(d) | vsra(a) | vsrb(b)); }
xvmuldp(VectorSRegister d,VectorSRegister a,VectorSRegister b)843 inline void Assembler::xvmuldp( VectorSRegister d, VectorSRegister a, VectorSRegister b) { emit_int32( XVMULDP_OPCODE | vsrt(d) | vsra(a) | vsrb(b)); }
xvmaddasp(VectorSRegister d,VectorSRegister a,VectorSRegister b)844 inline void Assembler::xvmaddasp( VectorSRegister d, VectorSRegister a, VectorSRegister b) { emit_int32( XVMADDASP_OPCODE  | vsrt(d) | vsra(a) | vsrb(b)); }
xvmaddadp(VectorSRegister d,VectorSRegister a,VectorSRegister b)845 inline void Assembler::xvmaddadp( VectorSRegister d, VectorSRegister a, VectorSRegister b) { emit_int32( XVMADDADP_OPCODE  | vsrt(d) | vsra(a) | vsrb(b)); }
xvmsubasp(VectorSRegister d,VectorSRegister a,VectorSRegister b)846 inline void Assembler::xvmsubasp( VectorSRegister d, VectorSRegister a, VectorSRegister b) { emit_int32( XVMSUBASP_OPCODE  | vsrt(d) | vsra(a) | vsrb(b)); }
xvmsubadp(VectorSRegister d,VectorSRegister a,VectorSRegister b)847 inline void Assembler::xvmsubadp( VectorSRegister d, VectorSRegister a, VectorSRegister b) { emit_int32( XVMSUBADP_OPCODE  | vsrt(d) | vsra(a) | vsrb(b)); }
xvnmsubasp(VectorSRegister d,VectorSRegister a,VectorSRegister b)848 inline void Assembler::xvnmsubasp(VectorSRegister d, VectorSRegister a, VectorSRegister b) { emit_int32( XVNMSUBASP_OPCODE | vsrt(d) | vsra(a) | vsrb(b)); }
xvnmsubadp(VectorSRegister d,VectorSRegister a,VectorSRegister b)849 inline void Assembler::xvnmsubadp(VectorSRegister d, VectorSRegister a, VectorSRegister b) { emit_int32( XVNMSUBADP_OPCODE | vsrt(d) | vsra(a) | vsrb(b)); }
xvrdpi(VectorSRegister d,VectorSRegister b)850 inline void Assembler::xvrdpi(    VectorSRegister d, VectorSRegister b)                  { emit_int32( XVRDPI_OPCODE  | vsrt(d) | vsrb(b)); }
xvrdpic(VectorSRegister d,VectorSRegister b)851 inline void Assembler::xvrdpic(   VectorSRegister d, VectorSRegister b)                  { emit_int32( XVRDPIC_OPCODE | vsrt(d) | vsrb(b)); }
xvrdpim(VectorSRegister d,VectorSRegister b)852 inline void Assembler::xvrdpim(   VectorSRegister d, VectorSRegister b)                  { emit_int32( XVRDPIM_OPCODE | vsrt(d) | vsrb(b)); }
xvrdpip(VectorSRegister d,VectorSRegister b)853 inline void Assembler::xvrdpip(   VectorSRegister d, VectorSRegister b)                  { emit_int32( XVRDPIP_OPCODE | vsrt(d) | vsrb(b)); }
854 
mtvrd(VectorRegister d,Register a)855 inline void Assembler::mtvrd(   VectorRegister d, Register a)               { emit_int32( MTVSRD_OPCODE  | vsrt(d->to_vsr()) | ra(a)); }
mfvrd(Register a,VectorRegister d)856 inline void Assembler::mfvrd(   Register        a, VectorRegister d)         { emit_int32( MFVSRD_OPCODE  | vsrt(d->to_vsr()) | ra(a)); }
mtvrwz(VectorRegister d,Register a)857 inline void Assembler::mtvrwz(  VectorRegister  d, Register a)               { emit_int32( MTVSRWZ_OPCODE | vsrt(d->to_vsr()) | ra(a)); }
mfvrwz(Register a,VectorRegister d)858 inline void Assembler::mfvrwz(  Register        a, VectorRegister d)         { emit_int32( MFVSRWZ_OPCODE | vsrt(d->to_vsr()) | ra(a)); }
xxperm(VectorSRegister d,VectorSRegister a,VectorSRegister b)859 inline void Assembler::xxperm(  VectorSRegister d, VectorSRegister a, VectorSRegister b) { emit_int32( XXPERM_OPCODE  | vsrt(d) | vsra(a) | vsrb(b)); }
xxpermdi(VectorSRegister d,VectorSRegister a,VectorSRegister b,int dm)860 inline void Assembler::xxpermdi(VectorSRegister d, VectorSRegister a, VectorSRegister b, int dm) { emit_int32( XXPERMDI_OPCODE | vsrt(d) | vsra(a) | vsrb(b) | vsdm(dm)); }
xxmrghw(VectorSRegister d,VectorSRegister a,VectorSRegister b)861 inline void Assembler::xxmrghw( VectorSRegister d, VectorSRegister a, VectorSRegister b) { emit_int32( XXMRGHW_OPCODE | vsrt(d) | vsra(a) | vsrb(b)); }
xxmrglw(VectorSRegister d,VectorSRegister a,VectorSRegister b)862 inline void Assembler::xxmrglw( VectorSRegister d, VectorSRegister a, VectorSRegister b) { emit_int32( XXMRGHW_OPCODE | vsrt(d) | vsra(a) | vsrb(b)); }
xxsel(VectorSRegister d,VectorSRegister a,VectorSRegister b,VectorSRegister c)863 inline void Assembler::xxsel(   VectorSRegister d, VectorSRegister a, VectorSRegister b, VectorSRegister c) { emit_int32( XXSEL_OPCODE | vsrt(d) | vsra(a) | vsrb(b) | vsrc(c)); }
864 
865 // VSX Extended Mnemonics
xxspltd(VectorSRegister d,VectorSRegister a,int x)866 inline void Assembler::xxspltd( VectorSRegister d, VectorSRegister a, int x)             { xxpermdi(d, a, a, x ? 3 : 0); }
xxmrghd(VectorSRegister d,VectorSRegister a,VectorSRegister b)867 inline void Assembler::xxmrghd( VectorSRegister d, VectorSRegister a, VectorSRegister b) { xxpermdi(d, a, b, 0); }
xxmrgld(VectorSRegister d,VectorSRegister a,VectorSRegister b)868 inline void Assembler::xxmrgld( VectorSRegister d, VectorSRegister a, VectorSRegister b) { xxpermdi(d, a, b, 3); }
xxswapd(VectorSRegister d,VectorSRegister a)869 inline void Assembler::xxswapd( VectorSRegister d, VectorSRegister a)                    { xxpermdi(d, a, a, 2); }
870 
871 // Vector-Scalar (VSX) instructions.
mtfprd(FloatRegister d,Register a)872 inline void Assembler::mtfprd(  FloatRegister   d, Register a)      { emit_int32( MTVSRD_OPCODE  | frt(d)  | ra(a)); }
mtfprwa(FloatRegister d,Register a)873 inline void Assembler::mtfprwa( FloatRegister   d, Register a)      { emit_int32( MTVSRWA_OPCODE | frt(d)  | ra(a)); }
mffprd(Register a,FloatRegister d)874 inline void Assembler::mffprd(  Register        a, FloatRegister d) { emit_int32( MFVSRD_OPCODE  | frt(d)  | ra(a)); }
875 
vpkpx(VectorRegister d,VectorRegister a,VectorRegister b)876 inline void Assembler::vpkpx(   VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VPKPX_OPCODE   | vrt(d) | vra(a) | vrb(b)); }
vpkshss(VectorRegister d,VectorRegister a,VectorRegister b)877 inline void Assembler::vpkshss( VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VPKSHSS_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vpkswss(VectorRegister d,VectorRegister a,VectorRegister b)878 inline void Assembler::vpkswss( VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VPKSWSS_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vpkshus(VectorRegister d,VectorRegister a,VectorRegister b)879 inline void Assembler::vpkshus( VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VPKSHUS_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vpkswus(VectorRegister d,VectorRegister a,VectorRegister b)880 inline void Assembler::vpkswus( VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VPKSWUS_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vpkuhum(VectorRegister d,VectorRegister a,VectorRegister b)881 inline void Assembler::vpkuhum( VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VPKUHUM_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vpkuwum(VectorRegister d,VectorRegister a,VectorRegister b)882 inline void Assembler::vpkuwum( VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VPKUWUM_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vpkuhus(VectorRegister d,VectorRegister a,VectorRegister b)883 inline void Assembler::vpkuhus( VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VPKUHUS_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vpkuwus(VectorRegister d,VectorRegister a,VectorRegister b)884 inline void Assembler::vpkuwus( VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VPKUWUS_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vupkhpx(VectorRegister d,VectorRegister b)885 inline void Assembler::vupkhpx( VectorRegister d, VectorRegister b)                   { emit_int32( VUPKHPX_OPCODE | vrt(d) | vrb(b)); }
vupkhsb(VectorRegister d,VectorRegister b)886 inline void Assembler::vupkhsb( VectorRegister d, VectorRegister b)                   { emit_int32( VUPKHSB_OPCODE | vrt(d) | vrb(b)); }
vupkhsh(VectorRegister d,VectorRegister b)887 inline void Assembler::vupkhsh( VectorRegister d, VectorRegister b)                   { emit_int32( VUPKHSH_OPCODE | vrt(d) | vrb(b)); }
vupklpx(VectorRegister d,VectorRegister b)888 inline void Assembler::vupklpx( VectorRegister d, VectorRegister b)                   { emit_int32( VUPKLPX_OPCODE | vrt(d) | vrb(b)); }
vupklsb(VectorRegister d,VectorRegister b)889 inline void Assembler::vupklsb( VectorRegister d, VectorRegister b)                   { emit_int32( VUPKLSB_OPCODE | vrt(d) | vrb(b)); }
vupklsh(VectorRegister d,VectorRegister b)890 inline void Assembler::vupklsh( VectorRegister d, VectorRegister b)                   { emit_int32( VUPKLSH_OPCODE | vrt(d) | vrb(b)); }
vmrghb(VectorRegister d,VectorRegister a,VectorRegister b)891 inline void Assembler::vmrghb(  VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VMRGHB_OPCODE  | vrt(d) | vra(a) | vrb(b)); }
vmrghw(VectorRegister d,VectorRegister a,VectorRegister b)892 inline void Assembler::vmrghw(  VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VMRGHW_OPCODE  | vrt(d) | vra(a) | vrb(b)); }
vmrghh(VectorRegister d,VectorRegister a,VectorRegister b)893 inline void Assembler::vmrghh(  VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VMRGHH_OPCODE  | vrt(d) | vra(a) | vrb(b)); }
vmrglb(VectorRegister d,VectorRegister a,VectorRegister b)894 inline void Assembler::vmrglb(  VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VMRGLB_OPCODE  | vrt(d) | vra(a) | vrb(b)); }
vmrglw(VectorRegister d,VectorRegister a,VectorRegister b)895 inline void Assembler::vmrglw(  VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VMRGLW_OPCODE  | vrt(d) | vra(a) | vrb(b)); }
vmrglh(VectorRegister d,VectorRegister a,VectorRegister b)896 inline void Assembler::vmrglh(  VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VMRGLH_OPCODE  | vrt(d) | vra(a) | vrb(b)); }
vsplt(VectorRegister d,int ui4,VectorRegister b)897 inline void Assembler::vsplt(   VectorRegister d, int ui4,          VectorRegister b) { emit_int32( VSPLT_OPCODE   | vrt(d) | vsplt_uim(uimm(ui4,4)) | vrb(b)); }
vsplth(VectorRegister d,int ui3,VectorRegister b)898 inline void Assembler::vsplth(  VectorRegister d, int ui3,          VectorRegister b) { emit_int32( VSPLTH_OPCODE  | vrt(d) | vsplt_uim(uimm(ui3,3)) | vrb(b)); }
vspltw(VectorRegister d,int ui2,VectorRegister b)899 inline void Assembler::vspltw(  VectorRegister d, int ui2,          VectorRegister b) { emit_int32( VSPLTW_OPCODE  | vrt(d) | vsplt_uim(uimm(ui2,2)) | vrb(b)); }
vspltisb(VectorRegister d,int si5)900 inline void Assembler::vspltisb(VectorRegister d, int si5)                            { emit_int32( VSPLTISB_OPCODE| vrt(d) | vsplti_sim(simm(si5,5))); }
vspltish(VectorRegister d,int si5)901 inline void Assembler::vspltish(VectorRegister d, int si5)                            { emit_int32( VSPLTISH_OPCODE| vrt(d) | vsplti_sim(simm(si5,5))); }
vspltisw(VectorRegister d,int si5)902 inline void Assembler::vspltisw(VectorRegister d, int si5)                            { emit_int32( VSPLTISW_OPCODE| vrt(d) | vsplti_sim(simm(si5,5))); }
vperm(VectorRegister d,VectorRegister a,VectorRegister b,VectorRegister c)903 inline void Assembler::vperm(   VectorRegister d, VectorRegister a, VectorRegister b, VectorRegister c){ emit_int32( VPERM_OPCODE | vrt(d) | vra(a) | vrb(b) | vrc(c)); }
vpextd(VectorRegister d,VectorRegister a,VectorRegister b)904 inline void Assembler::vpextd(  VectorRegister d, VectorRegister a, VectorRegister b)                  { emit_int32( VPEXTD_OPCODE| vrt(d) | vra(a) | vrb(b)); }
vsel(VectorRegister d,VectorRegister a,VectorRegister b,VectorRegister c)905 inline void Assembler::vsel(    VectorRegister d, VectorRegister a, VectorRegister b, VectorRegister c){ emit_int32( VSEL_OPCODE  | vrt(d) | vra(a) | vrb(b) | vrc(c)); }
vsl(VectorRegister d,VectorRegister a,VectorRegister b)906 inline void Assembler::vsl(     VectorRegister d, VectorRegister a, VectorRegister b)                  { emit_int32( VSL_OPCODE   | vrt(d) | vra(a) | vrb(b)); }
vsldoi(VectorRegister d,VectorRegister a,VectorRegister b,int ui4)907 inline void Assembler::vsldoi(  VectorRegister d, VectorRegister a, VectorRegister b, int ui4)         { emit_int32( VSLDOI_OPCODE| vrt(d) | vra(a) | vrb(b) | vsldoi_shb(uimm(ui4,4))); }
vslo(VectorRegister d,VectorRegister a,VectorRegister b)908 inline void Assembler::vslo(    VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VSLO_OPCODE    | vrt(d) | vra(a) | vrb(b)); }
vsr(VectorRegister d,VectorRegister a,VectorRegister b)909 inline void Assembler::vsr(     VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VSR_OPCODE     | vrt(d) | vra(a) | vrb(b)); }
vsro(VectorRegister d,VectorRegister a,VectorRegister b)910 inline void Assembler::vsro(    VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VSRO_OPCODE    | vrt(d) | vra(a) | vrb(b)); }
vaddcuw(VectorRegister d,VectorRegister a,VectorRegister b)911 inline void Assembler::vaddcuw( VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VADDCUW_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vaddshs(VectorRegister d,VectorRegister a,VectorRegister b)912 inline void Assembler::vaddshs( VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VADDSHS_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vaddsbs(VectorRegister d,VectorRegister a,VectorRegister b)913 inline void Assembler::vaddsbs( VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VADDSBS_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vaddsws(VectorRegister d,VectorRegister a,VectorRegister b)914 inline void Assembler::vaddsws( VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VADDSWS_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vaddubm(VectorRegister d,VectorRegister a,VectorRegister b)915 inline void Assembler::vaddubm( VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VADDUBM_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vadduwm(VectorRegister d,VectorRegister a,VectorRegister b)916 inline void Assembler::vadduwm( VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VADDUWM_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vadduhm(VectorRegister d,VectorRegister a,VectorRegister b)917 inline void Assembler::vadduhm( VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VADDUHM_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vaddudm(VectorRegister d,VectorRegister a,VectorRegister b)918 inline void Assembler::vaddudm( VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VADDUDM_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vaddubs(VectorRegister d,VectorRegister a,VectorRegister b)919 inline void Assembler::vaddubs( VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VADDUBS_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vadduws(VectorRegister d,VectorRegister a,VectorRegister b)920 inline void Assembler::vadduws( VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VADDUWS_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vadduhs(VectorRegister d,VectorRegister a,VectorRegister b)921 inline void Assembler::vadduhs( VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VADDUHS_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vaddfp(VectorRegister d,VectorRegister a,VectorRegister b)922 inline void Assembler::vaddfp(  VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VADDFP_OPCODE  | vrt(d) | vra(a) | vrb(b)); }
vsubcuw(VectorRegister d,VectorRegister a,VectorRegister b)923 inline void Assembler::vsubcuw( VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VSUBCUW_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vsubshs(VectorRegister d,VectorRegister a,VectorRegister b)924 inline void Assembler::vsubshs( VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VSUBSHS_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vsubsbs(VectorRegister d,VectorRegister a,VectorRegister b)925 inline void Assembler::vsubsbs( VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VSUBSBS_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vsubsws(VectorRegister d,VectorRegister a,VectorRegister b)926 inline void Assembler::vsubsws( VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VSUBSWS_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vsububm(VectorRegister d,VectorRegister a,VectorRegister b)927 inline void Assembler::vsububm( VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VSUBUBM_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vsubuwm(VectorRegister d,VectorRegister a,VectorRegister b)928 inline void Assembler::vsubuwm( VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VSUBUWM_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vsubuhm(VectorRegister d,VectorRegister a,VectorRegister b)929 inline void Assembler::vsubuhm( VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VSUBUHM_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vsubudm(VectorRegister d,VectorRegister a,VectorRegister b)930 inline void Assembler::vsubudm( VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VSUBUDM_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vsububs(VectorRegister d,VectorRegister a,VectorRegister b)931 inline void Assembler::vsububs( VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VSUBUBS_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vsubuws(VectorRegister d,VectorRegister a,VectorRegister b)932 inline void Assembler::vsubuws( VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VSUBUWS_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vsubuhs(VectorRegister d,VectorRegister a,VectorRegister b)933 inline void Assembler::vsubuhs( VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VSUBUHS_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vsubfp(VectorRegister d,VectorRegister a,VectorRegister b)934 inline void Assembler::vsubfp(  VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VSUBFP_OPCODE  | vrt(d) | vra(a) | vrb(b)); }
vmulesb(VectorRegister d,VectorRegister a,VectorRegister b)935 inline void Assembler::vmulesb( VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VMULESB_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vmuleub(VectorRegister d,VectorRegister a,VectorRegister b)936 inline void Assembler::vmuleub( VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VMULEUB_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vmulesh(VectorRegister d,VectorRegister a,VectorRegister b)937 inline void Assembler::vmulesh( VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VMULESH_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vmuleuh(VectorRegister d,VectorRegister a,VectorRegister b)938 inline void Assembler::vmuleuh( VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VMULEUH_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vmulosb(VectorRegister d,VectorRegister a,VectorRegister b)939 inline void Assembler::vmulosb( VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VMULOSB_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vmuloub(VectorRegister d,VectorRegister a,VectorRegister b)940 inline void Assembler::vmuloub( VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VMULOUB_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vmulosh(VectorRegister d,VectorRegister a,VectorRegister b)941 inline void Assembler::vmulosh( VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VMULOSH_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vmulosw(VectorRegister d,VectorRegister a,VectorRegister b)942 inline void Assembler::vmulosw( VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VMULOSW_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vmulouh(VectorRegister d,VectorRegister a,VectorRegister b)943 inline void Assembler::vmulouh( VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VMULOUH_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vmuluwm(VectorRegister d,VectorRegister a,VectorRegister b)944 inline void Assembler::vmuluwm( VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VMULUWM_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vmhaddshs(VectorRegister d,VectorRegister a,VectorRegister b,VectorRegister c)945 inline void Assembler::vmhaddshs(VectorRegister d,VectorRegister a, VectorRegister b, VectorRegister c) { emit_int32( VMHADDSHS_OPCODE | vrt(d) | vra(a) | vrb(b)| vrc(c)); }
vmhraddshs(VectorRegister d,VectorRegister a,VectorRegister b,VectorRegister c)946 inline void Assembler::vmhraddshs(VectorRegister d,VectorRegister a,VectorRegister b, VectorRegister c) { emit_int32( VMHRADDSHS_OPCODE| vrt(d) | vra(a) | vrb(b)| vrc(c)); }
vmladduhm(VectorRegister d,VectorRegister a,VectorRegister b,VectorRegister c)947 inline void Assembler::vmladduhm(VectorRegister d,VectorRegister a, VectorRegister b, VectorRegister c) { emit_int32( VMLADDUHM_OPCODE | vrt(d) | vra(a) | vrb(b)| vrc(c)); }
vmsubuhm(VectorRegister d,VectorRegister a,VectorRegister b,VectorRegister c)948 inline void Assembler::vmsubuhm(VectorRegister d, VectorRegister a, VectorRegister b, VectorRegister c) { emit_int32( VMSUBUHM_OPCODE  | vrt(d) | vra(a) | vrb(b)| vrc(c)); }
vmsummbm(VectorRegister d,VectorRegister a,VectorRegister b,VectorRegister c)949 inline void Assembler::vmsummbm(VectorRegister d, VectorRegister a, VectorRegister b, VectorRegister c) { emit_int32( VMSUMMBM_OPCODE  | vrt(d) | vra(a) | vrb(b)| vrc(c)); }
vmsumshm(VectorRegister d,VectorRegister a,VectorRegister b,VectorRegister c)950 inline void Assembler::vmsumshm(VectorRegister d, VectorRegister a, VectorRegister b, VectorRegister c) { emit_int32( VMSUMSHM_OPCODE  | vrt(d) | vra(a) | vrb(b)| vrc(c)); }
vmsumshs(VectorRegister d,VectorRegister a,VectorRegister b,VectorRegister c)951 inline void Assembler::vmsumshs(VectorRegister d, VectorRegister a, VectorRegister b, VectorRegister c) { emit_int32( VMSUMSHS_OPCODE  | vrt(d) | vra(a) | vrb(b)| vrc(c)); }
vmsumuhm(VectorRegister d,VectorRegister a,VectorRegister b,VectorRegister c)952 inline void Assembler::vmsumuhm(VectorRegister d, VectorRegister a, VectorRegister b, VectorRegister c) { emit_int32( VMSUMUHM_OPCODE  | vrt(d) | vra(a) | vrb(b)| vrc(c)); }
vmsumuhs(VectorRegister d,VectorRegister a,VectorRegister b,VectorRegister c)953 inline void Assembler::vmsumuhs(VectorRegister d, VectorRegister a, VectorRegister b, VectorRegister c) { emit_int32( VMSUMUHS_OPCODE  | vrt(d) | vra(a) | vrb(b)| vrc(c)); }
vmaddfp(VectorRegister d,VectorRegister a,VectorRegister b,VectorRegister c)954 inline void Assembler::vmaddfp( VectorRegister d, VectorRegister a, VectorRegister b, VectorRegister c) { emit_int32( VMADDFP_OPCODE   | vrt(d) | vra(a) | vrb(b)| vrc(c)); }
vsumsws(VectorRegister d,VectorRegister a,VectorRegister b)955 inline void Assembler::vsumsws( VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VSUMSWS_OPCODE  | vrt(d) | vra(a) | vrb(b)); }
vsum2sws(VectorRegister d,VectorRegister a,VectorRegister b)956 inline void Assembler::vsum2sws(VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VSUM2SWS_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vsum4sbs(VectorRegister d,VectorRegister a,VectorRegister b)957 inline void Assembler::vsum4sbs(VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VSUM4SBS_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vsum4ubs(VectorRegister d,VectorRegister a,VectorRegister b)958 inline void Assembler::vsum4ubs(VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VSUM4UBS_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vsum4shs(VectorRegister d,VectorRegister a,VectorRegister b)959 inline void Assembler::vsum4shs(VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VSUM4SHS_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vavgsb(VectorRegister d,VectorRegister a,VectorRegister b)960 inline void Assembler::vavgsb(  VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VAVGSB_OPCODE   | vrt(d) | vra(a) | vrb(b)); }
vavgsw(VectorRegister d,VectorRegister a,VectorRegister b)961 inline void Assembler::vavgsw(  VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VAVGSW_OPCODE   | vrt(d) | vra(a) | vrb(b)); }
vavgsh(VectorRegister d,VectorRegister a,VectorRegister b)962 inline void Assembler::vavgsh(  VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VAVGSH_OPCODE   | vrt(d) | vra(a) | vrb(b)); }
vavgub(VectorRegister d,VectorRegister a,VectorRegister b)963 inline void Assembler::vavgub(  VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VAVGUB_OPCODE   | vrt(d) | vra(a) | vrb(b)); }
vavguw(VectorRegister d,VectorRegister a,VectorRegister b)964 inline void Assembler::vavguw(  VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VAVGUW_OPCODE   | vrt(d) | vra(a) | vrb(b)); }
vavguh(VectorRegister d,VectorRegister a,VectorRegister b)965 inline void Assembler::vavguh(  VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VAVGUH_OPCODE   | vrt(d) | vra(a) | vrb(b)); }
vmaxsb(VectorRegister d,VectorRegister a,VectorRegister b)966 inline void Assembler::vmaxsb(  VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VMAXSB_OPCODE   | vrt(d) | vra(a) | vrb(b)); }
vmaxsw(VectorRegister d,VectorRegister a,VectorRegister b)967 inline void Assembler::vmaxsw(  VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VMAXSW_OPCODE   | vrt(d) | vra(a) | vrb(b)); }
vmaxsh(VectorRegister d,VectorRegister a,VectorRegister b)968 inline void Assembler::vmaxsh(  VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VMAXSH_OPCODE   | vrt(d) | vra(a) | vrb(b)); }
vmaxub(VectorRegister d,VectorRegister a,VectorRegister b)969 inline void Assembler::vmaxub(  VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VMAXUB_OPCODE   | vrt(d) | vra(a) | vrb(b)); }
vmaxuw(VectorRegister d,VectorRegister a,VectorRegister b)970 inline void Assembler::vmaxuw(  VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VMAXUW_OPCODE   | vrt(d) | vra(a) | vrb(b)); }
vmaxuh(VectorRegister d,VectorRegister a,VectorRegister b)971 inline void Assembler::vmaxuh(  VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VMAXUH_OPCODE   | vrt(d) | vra(a) | vrb(b)); }
vminsb(VectorRegister d,VectorRegister a,VectorRegister b)972 inline void Assembler::vminsb(  VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VMINSB_OPCODE   | vrt(d) | vra(a) | vrb(b)); }
vminsw(VectorRegister d,VectorRegister a,VectorRegister b)973 inline void Assembler::vminsw(  VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VMINSW_OPCODE   | vrt(d) | vra(a) | vrb(b)); }
vminsh(VectorRegister d,VectorRegister a,VectorRegister b)974 inline void Assembler::vminsh(  VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VMINSH_OPCODE   | vrt(d) | vra(a) | vrb(b)); }
vminub(VectorRegister d,VectorRegister a,VectorRegister b)975 inline void Assembler::vminub(  VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VMINUB_OPCODE   | vrt(d) | vra(a) | vrb(b)); }
vminuw(VectorRegister d,VectorRegister a,VectorRegister b)976 inline void Assembler::vminuw(  VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VMINUW_OPCODE   | vrt(d) | vra(a) | vrb(b)); }
vminuh(VectorRegister d,VectorRegister a,VectorRegister b)977 inline void Assembler::vminuh(  VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VMINUH_OPCODE   | vrt(d) | vra(a) | vrb(b)); }
vcmpequb(VectorRegister d,VectorRegister a,VectorRegister b)978 inline void Assembler::vcmpequb(VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VCMPEQUB_OPCODE | vrt(d) | vra(a) | vrb(b) | vcmp_rc(0)); }
vcmpequh(VectorRegister d,VectorRegister a,VectorRegister b)979 inline void Assembler::vcmpequh(VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VCMPEQUH_OPCODE | vrt(d) | vra(a) | vrb(b) | vcmp_rc(0)); }
vcmpequw(VectorRegister d,VectorRegister a,VectorRegister b)980 inline void Assembler::vcmpequw(VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VCMPEQUW_OPCODE | vrt(d) | vra(a) | vrb(b) | vcmp_rc(0)); }
vcmpgtsh(VectorRegister d,VectorRegister a,VectorRegister b)981 inline void Assembler::vcmpgtsh(VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VCMPGTSH_OPCODE | vrt(d) | vra(a) | vrb(b) | vcmp_rc(0)); }
vcmpgtsb(VectorRegister d,VectorRegister a,VectorRegister b)982 inline void Assembler::vcmpgtsb(VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VCMPGTSB_OPCODE | vrt(d) | vra(a) | vrb(b) | vcmp_rc(0)); }
vcmpgtsw(VectorRegister d,VectorRegister a,VectorRegister b)983 inline void Assembler::vcmpgtsw(VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VCMPGTSW_OPCODE | vrt(d) | vra(a) | vrb(b) | vcmp_rc(0)); }
vcmpgtub(VectorRegister d,VectorRegister a,VectorRegister b)984 inline void Assembler::vcmpgtub(VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VCMPGTUB_OPCODE | vrt(d) | vra(a) | vrb(b) | vcmp_rc(0)); }
vcmpgtuh(VectorRegister d,VectorRegister a,VectorRegister b)985 inline void Assembler::vcmpgtuh(VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VCMPGTUH_OPCODE | vrt(d) | vra(a) | vrb(b) | vcmp_rc(0)); }
vcmpgtuw(VectorRegister d,VectorRegister a,VectorRegister b)986 inline void Assembler::vcmpgtuw(VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VCMPGTUW_OPCODE | vrt(d) | vra(a) | vrb(b) | vcmp_rc(0)); }
vcmpequb_(VectorRegister d,VectorRegister a,VectorRegister b)987 inline void Assembler::vcmpequb_(VectorRegister d,VectorRegister a, VectorRegister b) { emit_int32( VCMPEQUB_OPCODE | vrt(d) | vra(a) | vrb(b) | vcmp_rc(1)); }
vcmpequh_(VectorRegister d,VectorRegister a,VectorRegister b)988 inline void Assembler::vcmpequh_(VectorRegister d,VectorRegister a, VectorRegister b) { emit_int32( VCMPEQUH_OPCODE | vrt(d) | vra(a) | vrb(b) | vcmp_rc(1)); }
vcmpequw_(VectorRegister d,VectorRegister a,VectorRegister b)989 inline void Assembler::vcmpequw_(VectorRegister d,VectorRegister a, VectorRegister b) { emit_int32( VCMPEQUW_OPCODE | vrt(d) | vra(a) | vrb(b) | vcmp_rc(1)); }
vcmpgtsh_(VectorRegister d,VectorRegister a,VectorRegister b)990 inline void Assembler::vcmpgtsh_(VectorRegister d,VectorRegister a, VectorRegister b) { emit_int32( VCMPGTSH_OPCODE | vrt(d) | vra(a) | vrb(b) | vcmp_rc(1)); }
vcmpgtsb_(VectorRegister d,VectorRegister a,VectorRegister b)991 inline void Assembler::vcmpgtsb_(VectorRegister d,VectorRegister a, VectorRegister b) { emit_int32( VCMPGTSB_OPCODE | vrt(d) | vra(a) | vrb(b) | vcmp_rc(1)); }
vcmpgtsw_(VectorRegister d,VectorRegister a,VectorRegister b)992 inline void Assembler::vcmpgtsw_(VectorRegister d,VectorRegister a, VectorRegister b) { emit_int32( VCMPGTSW_OPCODE | vrt(d) | vra(a) | vrb(b) | vcmp_rc(1)); }
vcmpgtub_(VectorRegister d,VectorRegister a,VectorRegister b)993 inline void Assembler::vcmpgtub_(VectorRegister d,VectorRegister a, VectorRegister b) { emit_int32( VCMPGTUB_OPCODE | vrt(d) | vra(a) | vrb(b) | vcmp_rc(1)); }
vcmpgtuh_(VectorRegister d,VectorRegister a,VectorRegister b)994 inline void Assembler::vcmpgtuh_(VectorRegister d,VectorRegister a, VectorRegister b) { emit_int32( VCMPGTUH_OPCODE | vrt(d) | vra(a) | vrb(b) | vcmp_rc(1)); }
vcmpgtuw_(VectorRegister d,VectorRegister a,VectorRegister b)995 inline void Assembler::vcmpgtuw_(VectorRegister d,VectorRegister a, VectorRegister b) { emit_int32( VCMPGTUW_OPCODE | vrt(d) | vra(a) | vrb(b) | vcmp_rc(1)); }
vand(VectorRegister d,VectorRegister a,VectorRegister b)996 inline void Assembler::vand(    VectorRegister d, VectorRegister a, VectorRegister b) { guarantee(VM_Version::has_vand(), "opcode not supported on this hardware");
997                                                                                         emit_int32( VAND_OPCODE     | vrt(d) | vra(a) | vrb(b)); }
vandc(VectorRegister d,VectorRegister a,VectorRegister b)998 inline void Assembler::vandc(   VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VANDC_OPCODE    | vrt(d) | vra(a) | vrb(b)); }
vnor(VectorRegister d,VectorRegister a,VectorRegister b)999 inline void Assembler::vnor(    VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VNOR_OPCODE     | vrt(d) | vra(a) | vrb(b)); }
vor(VectorRegister d,VectorRegister a,VectorRegister b)1000 inline void Assembler::vor(     VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VOR_OPCODE      | vrt(d) | vra(a) | vrb(b)); }
vmr(VectorRegister d,VectorRegister a)1001 inline void Assembler::vmr(     VectorRegister d, VectorRegister a)                   { emit_int32( VOR_OPCODE      | vrt(d) | vra(a) | vrb(a)); }
vxor(VectorRegister d,VectorRegister a,VectorRegister b)1002 inline void Assembler::vxor(    VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VXOR_OPCODE     | vrt(d) | vra(a) | vrb(b)); }
vrld(VectorRegister d,VectorRegister a,VectorRegister b)1003 inline void Assembler::vrld(    VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VRLD_OPCODE     | vrt(d) | vra(a) | vrb(b)); }
vrlb(VectorRegister d,VectorRegister a,VectorRegister b)1004 inline void Assembler::vrlb(    VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VRLB_OPCODE     | vrt(d) | vra(a) | vrb(b)); }
vrlw(VectorRegister d,VectorRegister a,VectorRegister b)1005 inline void Assembler::vrlw(    VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VRLW_OPCODE     | vrt(d) | vra(a) | vrb(b)); }
vrlh(VectorRegister d,VectorRegister a,VectorRegister b)1006 inline void Assembler::vrlh(    VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VRLH_OPCODE     | vrt(d) | vra(a) | vrb(b)); }
vslb(VectorRegister d,VectorRegister a,VectorRegister b)1007 inline void Assembler::vslb(    VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VSLB_OPCODE     | vrt(d) | vra(a) | vrb(b)); }
vskw(VectorRegister d,VectorRegister a,VectorRegister b)1008 inline void Assembler::vskw(    VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VSKW_OPCODE     | vrt(d) | vra(a) | vrb(b)); }
vslh(VectorRegister d,VectorRegister a,VectorRegister b)1009 inline void Assembler::vslh(    VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VSLH_OPCODE     | vrt(d) | vra(a) | vrb(b)); }
vsrb(VectorRegister d,VectorRegister a,VectorRegister b)1010 inline void Assembler::vsrb(    VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VSRB_OPCODE     | vrt(d) | vra(a) | vrb(b)); }
vsrw(VectorRegister d,VectorRegister a,VectorRegister b)1011 inline void Assembler::vsrw(    VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VSRW_OPCODE     | vrt(d) | vra(a) | vrb(b)); }
vsrh(VectorRegister d,VectorRegister a,VectorRegister b)1012 inline void Assembler::vsrh(    VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VSRH_OPCODE     | vrt(d) | vra(a) | vrb(b)); }
vsrab(VectorRegister d,VectorRegister a,VectorRegister b)1013 inline void Assembler::vsrab(   VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VSRAB_OPCODE    | vrt(d) | vra(a) | vrb(b)); }
vsraw(VectorRegister d,VectorRegister a,VectorRegister b)1014 inline void Assembler::vsraw(   VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VSRAW_OPCODE    | vrt(d) | vra(a) | vrb(b)); }
vsrah(VectorRegister d,VectorRegister a,VectorRegister b)1015 inline void Assembler::vsrah(   VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VSRAH_OPCODE    | vrt(d) | vra(a) | vrb(b)); }
vpopcntw(VectorRegister d,VectorRegister b)1016 inline void Assembler::vpopcntw(VectorRegister d, VectorRegister b)                   { emit_int32( VPOPCNTW_OPCODE | vrt(d) | vrb(b)); }
mtvscr(VectorRegister b)1017 inline void Assembler::mtvscr(  VectorRegister b)                                     { emit_int32( MTVSCR_OPCODE   | vrb(b)); }
mfvscr(VectorRegister d)1018 inline void Assembler::mfvscr(  VectorRegister d)                                     { emit_int32( MFVSCR_OPCODE   | vrt(d)); }
1019 
1020 // AES (introduced with Power 8)
vcipher(VectorRegister d,VectorRegister a,VectorRegister b)1021 inline void Assembler::vcipher(     VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VCIPHER_OPCODE      | vrt(d) | vra(a) | vrb(b)); }
vcipherlast(VectorRegister d,VectorRegister a,VectorRegister b)1022 inline void Assembler::vcipherlast( VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VCIPHERLAST_OPCODE  | vrt(d) | vra(a) | vrb(b)); }
vncipher(VectorRegister d,VectorRegister a,VectorRegister b)1023 inline void Assembler::vncipher(    VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VNCIPHER_OPCODE     | vrt(d) | vra(a) | vrb(b)); }
vncipherlast(VectorRegister d,VectorRegister a,VectorRegister b)1024 inline void Assembler::vncipherlast(VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VNCIPHERLAST_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vsbox(VectorRegister d,VectorRegister a)1025 inline void Assembler::vsbox(       VectorRegister d, VectorRegister a)                   { emit_int32( VSBOX_OPCODE        | vrt(d) | vra(a)         ); }
1026 
1027 // SHA (introduced with Power 8)
vshasigmad(VectorRegister d,VectorRegister a,bool st,int six)1028 inline void Assembler::vshasigmad(VectorRegister d, VectorRegister a, bool st, int six) { emit_int32( VSHASIGMAD_OPCODE | vrt(d) | vra(a) | vst(st) | vsix(six)); }
vshasigmaw(VectorRegister d,VectorRegister a,bool st,int six)1029 inline void Assembler::vshasigmaw(VectorRegister d, VectorRegister a, bool st, int six) { emit_int32( VSHASIGMAW_OPCODE | vrt(d) | vra(a) | vst(st) | vsix(six)); }
1030 
1031 // Vector Binary Polynomial Multiplication (introduced with Power 8)
vpmsumb(VectorRegister d,VectorRegister a,VectorRegister b)1032 inline void Assembler::vpmsumb(  VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VPMSUMB_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vpmsumd(VectorRegister d,VectorRegister a,VectorRegister b)1033 inline void Assembler::vpmsumd(  VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VPMSUMD_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vpmsumh(VectorRegister d,VectorRegister a,VectorRegister b)1034 inline void Assembler::vpmsumh(  VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VPMSUMH_OPCODE | vrt(d) | vra(a) | vrb(b)); }
vpmsumw(VectorRegister d,VectorRegister a,VectorRegister b)1035 inline void Assembler::vpmsumw(  VectorRegister d, VectorRegister a, VectorRegister b) { emit_int32( VPMSUMW_OPCODE | vrt(d) | vra(a) | vrb(b)); }
1036 
1037 // Vector Permute and Xor (introduced with Power 8)
vpermxor(VectorRegister d,VectorRegister a,VectorRegister b,VectorRegister c)1038 inline void Assembler::vpermxor( VectorRegister d, VectorRegister a, VectorRegister b, VectorRegister c) { emit_int32( VPERMXOR_OPCODE | vrt(d) | vra(a) | vrb(b) | vrc(c)); }
1039 
1040 // Transactional Memory instructions (introduced with Power 8)
tbegin_()1041 inline void Assembler::tbegin_()                                { emit_int32( TBEGIN_OPCODE | rc(1)); }
tbeginrot_()1042 inline void Assembler::tbeginrot_()                             { emit_int32( TBEGIN_OPCODE | /*R=1*/ 1u << (31-10) | rc(1)); }
tend_()1043 inline void Assembler::tend_()                                  { emit_int32( TEND_OPCODE | rc(1)); }
tendall_()1044 inline void Assembler::tendall_()                               { emit_int32( TEND_OPCODE | /*A=1*/ 1u << (31-6) | rc(1)); }
tabort_()1045 inline void Assembler::tabort_()                                { emit_int32( TABORT_OPCODE | rc(1)); }
tabort_(Register a)1046 inline void Assembler::tabort_(Register a)                      { assert(a != R0, "r0 not allowed"); emit_int32( TABORT_OPCODE | ra(a) | rc(1)); }
tabortwc_(int t,Register a,Register b)1047 inline void Assembler::tabortwc_(int t, Register a, Register b) { emit_int32( TABORTWC_OPCODE | to(t) | ra(a) | rb(b) | rc(1)); }
tabortwci_(int t,Register a,int si)1048 inline void Assembler::tabortwci_(int t, Register a, int si)    { emit_int32( TABORTWCI_OPCODE | to(t) | ra(a) | sh1620(si) | rc(1)); }
tabortdc_(int t,Register a,Register b)1049 inline void Assembler::tabortdc_(int t, Register a, Register b) { emit_int32( TABORTDC_OPCODE | to(t) | ra(a) | rb(b) | rc(1)); }
tabortdci_(int t,Register a,int si)1050 inline void Assembler::tabortdci_(int t, Register a, int si)    { emit_int32( TABORTDCI_OPCODE | to(t) | ra(a) | sh1620(si) | rc(1)); }
tsuspend_()1051 inline void Assembler::tsuspend_()                              { emit_int32( TSR_OPCODE | rc(1)); }
tresume_()1052 inline void Assembler::tresume_()                               { emit_int32( TSR_OPCODE | /*L=1*/ 1u << (31-10) | rc(1)); }
tcheck(int f)1053 inline void Assembler::tcheck(int f)                            { emit_int32( TCHECK_OPCODE | bf(f)); }
1054 
1055 // Deliver A Random Number (introduced with POWER9)
darn(Register d,int l)1056 inline void Assembler::darn(Register d, int l /* =1 */) { emit_int32( DARN_OPCODE | rt(d) | l14(l)); }
1057 
1058 // ra0 version
lwzx(Register d,Register s2)1059 inline void Assembler::lwzx( Register d, Register s2) { emit_int32( LWZX_OPCODE | rt(d) | rb(s2));}
lwz(Register d,int si16)1060 inline void Assembler::lwz(  Register d, int si16   ) { emit_int32( LWZ_OPCODE  | rt(d) | d1(si16));}
lwax(Register d,Register s2)1061 inline void Assembler::lwax( Register d, Register s2) { emit_int32( LWAX_OPCODE | rt(d) | rb(s2));}
lwa(Register d,int si16)1062 inline void Assembler::lwa(  Register d, int si16   ) { emit_int32( LWA_OPCODE  | rt(d) | ds(si16));}
lwbrx(Register d,Register s2)1063 inline void Assembler::lwbrx(Register d, Register s2) { emit_int32( LWBRX_OPCODE| rt(d) | rb(s2));}
lhzx(Register d,Register s2)1064 inline void Assembler::lhzx( Register d, Register s2) { emit_int32( LHZX_OPCODE | rt(d) | rb(s2));}
lhz(Register d,int si16)1065 inline void Assembler::lhz(  Register d, int si16   ) { emit_int32( LHZ_OPCODE  | rt(d) | d1(si16));}
lhax(Register d,Register s2)1066 inline void Assembler::lhax( Register d, Register s2) { emit_int32( LHAX_OPCODE | rt(d) | rb(s2));}
lha(Register d,int si16)1067 inline void Assembler::lha(  Register d, int si16   ) { emit_int32( LHA_OPCODE  | rt(d) | d1(si16));}
lhbrx(Register d,Register s2)1068 inline void Assembler::lhbrx(Register d, Register s2) { emit_int32( LHBRX_OPCODE| rt(d) | rb(s2));}
lbzx(Register d,Register s2)1069 inline void Assembler::lbzx( Register d, Register s2) { emit_int32( LBZX_OPCODE | rt(d) | rb(s2));}
lbz(Register d,int si16)1070 inline void Assembler::lbz(  Register d, int si16   ) { emit_int32( LBZ_OPCODE  | rt(d) | d1(si16));}
ld(Register d,int si16)1071 inline void Assembler::ld(   Register d, int si16   ) { emit_int32( LD_OPCODE   | rt(d) | ds(si16));}
ldx(Register d,Register s2)1072 inline void Assembler::ldx(  Register d, Register s2) { emit_int32( LDX_OPCODE  | rt(d) | rb(s2));}
ldbrx(Register d,Register s2)1073 inline void Assembler::ldbrx(Register d, Register s2) { emit_int32( LDBRX_OPCODE| rt(d) | rb(s2));}
stwx(Register d,Register s2)1074 inline void Assembler::stwx( Register d, Register s2) { emit_int32( STWX_OPCODE | rs(d) | rb(s2));}
stw(Register d,int si16)1075 inline void Assembler::stw(  Register d, int si16   ) { emit_int32( STW_OPCODE  | rs(d) | d1(si16));}
stwbrx(Register d,Register s2)1076 inline void Assembler::stwbrx(Register d, Register s2){ emit_int32(STWBRX_OPCODE| rs(d) | rb(s2));}
sthx(Register d,Register s2)1077 inline void Assembler::sthx( Register d, Register s2) { emit_int32( STHX_OPCODE | rs(d) | rb(s2));}
sth(Register d,int si16)1078 inline void Assembler::sth(  Register d, int si16   ) { emit_int32( STH_OPCODE  | rs(d) | d1(si16));}
sthbrx(Register d,Register s2)1079 inline void Assembler::sthbrx(Register d, Register s2){ emit_int32(STHBRX_OPCODE| rs(d) | rb(s2));}
stbx(Register d,Register s2)1080 inline void Assembler::stbx( Register d, Register s2) { emit_int32( STBX_OPCODE | rs(d) | rb(s2));}
stb(Register d,int si16)1081 inline void Assembler::stb(  Register d, int si16   ) { emit_int32( STB_OPCODE  | rs(d) | d1(si16));}
std(Register d,int si16)1082 inline void Assembler::std(  Register d, int si16   ) { emit_int32( STD_OPCODE  | rs(d) | ds(si16));}
stdx(Register d,Register s2)1083 inline void Assembler::stdx( Register d, Register s2) { emit_int32( STDX_OPCODE | rs(d) | rb(s2));}
stdbrx(Register d,Register s2)1084 inline void Assembler::stdbrx(Register d, Register s2){ emit_int32(STDBRX_OPCODE| rs(d) | rb(s2));}
1085 
1086 // ra0 version
icbi(Register s2)1087 inline void Assembler::icbi(    Register s2)          { emit_int32( ICBI_OPCODE   | rb(s2)           ); }
1088 //inline void Assembler::dcba(  Register s2)          { emit_int32( DCBA_OPCODE   | rb(s2)           ); }
dcbz(Register s2)1089 inline void Assembler::dcbz(    Register s2)          { emit_int32( DCBZ_OPCODE   | rb(s2)           ); }
dcbst(Register s2)1090 inline void Assembler::dcbst(   Register s2)          { emit_int32( DCBST_OPCODE  | rb(s2)           ); }
dcbf(Register s2)1091 inline void Assembler::dcbf(    Register s2)          { emit_int32( DCBF_OPCODE   | rb(s2)           ); }
dcbt(Register s2)1092 inline void Assembler::dcbt(    Register s2)          { emit_int32( DCBT_OPCODE   | rb(s2)           ); }
dcbtct(Register s2,int ct)1093 inline void Assembler::dcbtct(  Register s2, int ct)  { emit_int32( DCBT_OPCODE   | rb(s2) | thct(ct)); }
dcbtds(Register s2,int ds)1094 inline void Assembler::dcbtds(  Register s2, int ds)  { emit_int32( DCBT_OPCODE   | rb(s2) | thds(ds)); }
dcbtst(Register s2)1095 inline void Assembler::dcbtst(  Register s2)          { emit_int32( DCBTST_OPCODE | rb(s2)           ); }
dcbtstct(Register s2,int ct)1096 inline void Assembler::dcbtstct(Register s2, int ct)  { emit_int32( DCBTST_OPCODE | rb(s2) | thct(ct)); }
1097 
1098 // ra0 version
lbarx_unchecked(Register d,Register b,int eh1)1099 inline void Assembler::lbarx_unchecked(Register d, Register b, int eh1)          { emit_int32( LBARX_OPCODE | rt(d) | rb(b) | eh(eh1)); }
lharx_unchecked(Register d,Register b,int eh1)1100 inline void Assembler::lharx_unchecked(Register d, Register b, int eh1)          { emit_int32( LHARX_OPCODE | rt(d) | rb(b) | eh(eh1)); }
lwarx_unchecked(Register d,Register b,int eh1)1101 inline void Assembler::lwarx_unchecked(Register d, Register b, int eh1)          { emit_int32( LWARX_OPCODE | rt(d) | rb(b) | eh(eh1)); }
ldarx_unchecked(Register d,Register b,int eh1)1102 inline void Assembler::ldarx_unchecked(Register d, Register b, int eh1)          { emit_int32( LDARX_OPCODE | rt(d) | rb(b) | eh(eh1)); }
lqarx_unchecked(Register d,Register b,int eh1)1103 inline void Assembler::lqarx_unchecked(Register d, Register b, int eh1)          { emit_int32( LQARX_OPCODE | rt(d) | rb(b) | eh(eh1)); }
lbarx(Register d,Register b,bool hint_exclusive_access)1104 inline void Assembler::lbarx( Register d, Register b, bool hint_exclusive_access){ lbarx_unchecked(d, b, (hint_exclusive_access && lxarx_hint_exclusive_access() && UseExtendedLoadAndReserveInstructionsPPC64) ? 1 : 0); }
lharx(Register d,Register b,bool hint_exclusive_access)1105 inline void Assembler::lharx( Register d, Register b, bool hint_exclusive_access){ lharx_unchecked(d, b, (hint_exclusive_access && lxarx_hint_exclusive_access() && UseExtendedLoadAndReserveInstructionsPPC64) ? 1 : 0); }
lwarx(Register d,Register b,bool hint_exclusive_access)1106 inline void Assembler::lwarx( Register d, Register b, bool hint_exclusive_access){ lwarx_unchecked(d, b, (hint_exclusive_access && lxarx_hint_exclusive_access() && UseExtendedLoadAndReserveInstructionsPPC64) ? 1 : 0); }
ldarx(Register d,Register b,bool hint_exclusive_access)1107 inline void Assembler::ldarx( Register d, Register b, bool hint_exclusive_access){ ldarx_unchecked(d, b, (hint_exclusive_access && lxarx_hint_exclusive_access() && UseExtendedLoadAndReserveInstructionsPPC64) ? 1 : 0); }
lqarx(Register d,Register b,bool hint_exclusive_access)1108 inline void Assembler::lqarx( Register d, Register b, bool hint_exclusive_access){ lqarx_unchecked(d, b, (hint_exclusive_access && lxarx_hint_exclusive_access() && UseExtendedLoadAndReserveInstructionsPPC64) ? 1 : 0); }
stbcx_(Register s,Register b)1109 inline void Assembler::stbcx_(Register s, Register b)                            { emit_int32( STBCX_OPCODE | rs(s) | rb(b) | rc(1)); }
sthcx_(Register s,Register b)1110 inline void Assembler::sthcx_(Register s, Register b)                            { emit_int32( STHCX_OPCODE | rs(s) | rb(b) | rc(1)); }
stwcx_(Register s,Register b)1111 inline void Assembler::stwcx_(Register s, Register b)                            { emit_int32( STWCX_OPCODE | rs(s) | rb(b) | rc(1)); }
stdcx_(Register s,Register b)1112 inline void Assembler::stdcx_(Register s, Register b)                            { emit_int32( STDCX_OPCODE | rs(s) | rb(b) | rc(1)); }
stqcx_(Register s,Register b)1113 inline void Assembler::stqcx_(Register s, Register b)                            { emit_int32( STQCX_OPCODE | rs(s) | rb(b) | rc(1)); }
1114 
1115 // ra0 version
lfs(FloatRegister d,int si16)1116 inline void Assembler::lfs( FloatRegister d, int si16)   { emit_int32( LFS_OPCODE  | frt(d) | simm(si16,16)); }
lfsx(FloatRegister d,Register b)1117 inline void Assembler::lfsx(FloatRegister d, Register b) { emit_int32( LFSX_OPCODE | frt(d) | rb(b)); }
lfd(FloatRegister d,int si16)1118 inline void Assembler::lfd( FloatRegister d, int si16)   { emit_int32( LFD_OPCODE  | frt(d) | simm(si16,16)); }
lfdx(FloatRegister d,Register b)1119 inline void Assembler::lfdx(FloatRegister d, Register b) { emit_int32( LFDX_OPCODE | frt(d) | rb(b)); }
1120 
1121 // ra0 version
stfs(FloatRegister s,int si16)1122 inline void Assembler::stfs( FloatRegister s, int si16)   { emit_int32( STFS_OPCODE  | frs(s) | simm(si16, 16)); }
stfsx(FloatRegister s,Register b)1123 inline void Assembler::stfsx(FloatRegister s, Register b) { emit_int32( STFSX_OPCODE | frs(s) | rb(b)); }
stfd(FloatRegister s,int si16)1124 inline void Assembler::stfd( FloatRegister s, int si16)   { emit_int32( STFD_OPCODE  | frs(s) | simm(si16, 16)); }
stfdx(FloatRegister s,Register b)1125 inline void Assembler::stfdx(FloatRegister s, Register b) { emit_int32( STFDX_OPCODE | frs(s) | rb(b)); }
1126 
1127 // ra0 version
lvebx(VectorRegister d,Register s2)1128 inline void Assembler::lvebx( VectorRegister d, Register s2) { emit_int32( LVEBX_OPCODE  | vrt(d) | rb(s2)); }
lvehx(VectorRegister d,Register s2)1129 inline void Assembler::lvehx( VectorRegister d, Register s2) { emit_int32( LVEHX_OPCODE  | vrt(d) | rb(s2)); }
lvewx(VectorRegister d,Register s2)1130 inline void Assembler::lvewx( VectorRegister d, Register s2) { emit_int32( LVEWX_OPCODE  | vrt(d) | rb(s2)); }
lvx(VectorRegister d,Register s2)1131 inline void Assembler::lvx(   VectorRegister d, Register s2) { emit_int32( LVX_OPCODE    | vrt(d) | rb(s2)); }
lvxl(VectorRegister d,Register s2)1132 inline void Assembler::lvxl(  VectorRegister d, Register s2) { emit_int32( LVXL_OPCODE   | vrt(d) | rb(s2)); }
stvebx(VectorRegister d,Register s2)1133 inline void Assembler::stvebx(VectorRegister d, Register s2) { emit_int32( STVEBX_OPCODE | vrt(d) | rb(s2)); }
stvehx(VectorRegister d,Register s2)1134 inline void Assembler::stvehx(VectorRegister d, Register s2) { emit_int32( STVEHX_OPCODE | vrt(d) | rb(s2)); }
stvewx(VectorRegister d,Register s2)1135 inline void Assembler::stvewx(VectorRegister d, Register s2) { emit_int32( STVEWX_OPCODE | vrt(d) | rb(s2)); }
stvx(VectorRegister d,Register s2)1136 inline void Assembler::stvx(  VectorRegister d, Register s2) { emit_int32( STVX_OPCODE   | vrt(d) | rb(s2)); }
stvxl(VectorRegister d,Register s2)1137 inline void Assembler::stvxl( VectorRegister d, Register s2) { emit_int32( STVXL_OPCODE  | vrt(d) | rb(s2)); }
lvsl(VectorRegister d,Register s2)1138 inline void Assembler::lvsl(  VectorRegister d, Register s2) { emit_int32( LVSL_OPCODE   | vrt(d) | rb(s2)); }
lvsr(VectorRegister d,Register s2)1139 inline void Assembler::lvsr(  VectorRegister d, Register s2) { emit_int32( LVSR_OPCODE   | vrt(d) | rb(s2)); }
1140 
load_perm(VectorRegister perm,Register addr)1141 inline void Assembler::load_perm(VectorRegister perm, Register addr) {
1142 #if defined(VM_LITTLE_ENDIAN)
1143   lvsr(perm, addr);
1144 #else
1145   lvsl(perm, addr);
1146 #endif
1147 }
1148 
vec_perm(VectorRegister first_dest,VectorRegister second,VectorRegister perm)1149 inline void Assembler::vec_perm(VectorRegister first_dest, VectorRegister second, VectorRegister perm) {
1150 #if defined(VM_LITTLE_ENDIAN)
1151   vperm(first_dest, second, first_dest, perm);
1152 #else
1153   vperm(first_dest, first_dest, second, perm);
1154 #endif
1155 }
1156 
vec_perm(VectorRegister dest,VectorRegister first,VectorRegister second,VectorRegister perm)1157 inline void Assembler::vec_perm(VectorRegister dest, VectorRegister first, VectorRegister second, VectorRegister perm) {
1158 #if defined(VM_LITTLE_ENDIAN)
1159   vperm(dest, second, first, perm);
1160 #else
1161   vperm(dest, first, second, perm);
1162 #endif
1163 }
1164 
load_const(Register d,void * x,Register tmp)1165 inline void Assembler::load_const(Register d, void* x, Register tmp) {
1166    load_const(d, (long)x, tmp);
1167 }
1168 
1169 // Load a 64 bit constant encoded by a `Label'. This works for bound
1170 // labels as well as unbound ones. For unbound labels, the code will
1171 // be patched as soon as the label gets bound.
load_const(Register d,Label & L,Register tmp)1172 inline void Assembler::load_const(Register d, Label& L, Register tmp) {
1173   load_const(d, target(L), tmp);
1174 }
1175 
1176 // Load a 64 bit constant encoded by an AddressLiteral. patchable.
load_const(Register d,AddressLiteral & a,Register tmp)1177 inline void Assembler::load_const(Register d, AddressLiteral& a, Register tmp) {
1178   // First relocate (we don't change the offset in the RelocationHolder,
1179   // just pass a.rspec()), then delegate to load_const(Register, long).
1180   relocate(a.rspec());
1181   load_const(d, (long)a.value(), tmp);
1182 }
1183 
load_const32(Register d,int i)1184 inline void Assembler::load_const32(Register d, int i) {
1185   lis(d, i >> 16);
1186   ori(d, d, i & 0xFFFF);
1187 }
1188 
1189 #endif // CPU_PPC_ASSEMBLER_PPC_INLINE_HPP
1190