| /dports/sysutils/u-boot-orangepi-plus-2e/u-boot-2021.07/arch/mips/mach-ath79/include/mach/ |
| H A D | ar71xx_regs.h | 413 #define AR934X_PLL_CLK_CTRL_DDRCLK_FROM_DDRPLL BIT(21) macro
|
| /dports/sysutils/u-boot-orangepi-r1/u-boot-2021.07/arch/mips/mach-ath79/include/mach/ |
| H A D | ar71xx_regs.h | 413 #define AR934X_PLL_CLK_CTRL_DDRCLK_FROM_DDRPLL BIT(21) macro
|
| /dports/sysutils/u-boot-orangepi-pc/u-boot-2021.07/arch/mips/mach-ath79/include/mach/ |
| H A D | ar71xx_regs.h | 413 #define AR934X_PLL_CLK_CTRL_DDRCLK_FROM_DDRPLL BIT(21) macro
|
| /dports/sysutils/u-boot-orangepi-one/u-boot-2021.07/arch/mips/mach-ath79/include/mach/ |
| H A D | ar71xx_regs.h | 413 #define AR934X_PLL_CLK_CTRL_DDRCLK_FROM_DDRPLL BIT(21) macro
|
| /dports/sysutils/u-boot-orangepi-pc-plus/u-boot-2021.07/arch/mips/mach-ath79/include/mach/ |
| H A D | ar71xx_regs.h | 413 #define AR934X_PLL_CLK_CTRL_DDRCLK_FROM_DDRPLL BIT(21) macro
|
| /dports/sysutils/u-boot-beaglebone/u-boot-2021.07/arch/mips/mach-ath79/include/mach/ |
| H A D | ar71xx_regs.h | 413 #define AR934X_PLL_CLK_CTRL_DDRCLK_FROM_DDRPLL BIT(21) macro
|
| /dports/sysutils/u-boot-tools/u-boot-2020.07/arch/mips/mach-ath79/include/mach/ |
| H A D | ar71xx_regs.h | 413 #define AR934X_PLL_CLK_CTRL_DDRCLK_FROM_DDRPLL BIT(21) macro
|
| /dports/sysutils/u-boot-bananapim2/u-boot-2021.07/arch/mips/mach-ath79/include/mach/ |
| H A D | ar71xx_regs.h | 413 #define AR934X_PLL_CLK_CTRL_DDRCLK_FROM_DDRPLL BIT(21) macro
|
| /dports/sysutils/u-boot-bananapi/u-boot-2021.07/arch/mips/mach-ath79/include/mach/ |
| H A D | ar71xx_regs.h | 413 #define AR934X_PLL_CLK_CTRL_DDRCLK_FROM_DDRPLL BIT(21) macro
|
| /dports/sysutils/u-boot-sifive-fu540/u-boot-2021.07/arch/mips/mach-ath79/include/mach/ |
| H A D | ar71xx_regs.h | 413 #define AR934X_PLL_CLK_CTRL_DDRCLK_FROM_DDRPLL BIT(21) macro
|
| /dports/sysutils/u-boot-rpi4/u-boot-2021.07/arch/mips/mach-ath79/include/mach/ |
| H A D | ar71xx_regs.h | 413 #define AR934X_PLL_CLK_CTRL_DDRCLK_FROM_DDRPLL BIT(21) macro
|
| /dports/sysutils/u-boot-rpi3-32/u-boot-2021.07/arch/mips/mach-ath79/include/mach/ |
| H A D | ar71xx_regs.h | 413 #define AR934X_PLL_CLK_CTRL_DDRCLK_FROM_DDRPLL BIT(21) macro
|
| /dports/sysutils/u-boot-rockpro64/u-boot-2021.07/arch/mips/mach-ath79/include/mach/ |
| H A D | ar71xx_regs.h | 413 #define AR934X_PLL_CLK_CTRL_DDRCLK_FROM_DDRPLL BIT(21) macro
|
| /dports/emulators/qemu60/qemu-6.0.0/roms/u-boot/arch/mips/mach-ath79/include/mach/ |
| H A D | ar71xx_regs.h | 394 #define AR934X_PLL_CLK_CTRL_DDRCLK_FROM_DDRPLL BIT(21) macro
|
| /dports/sysutils/u-boot-rpi-0-w/u-boot-2021.07/arch/mips/mach-ath79/include/mach/ |
| H A D | ar71xx_regs.h | 413 #define AR934X_PLL_CLK_CTRL_DDRCLK_FROM_DDRPLL BIT(21) macro
|
| /dports/sysutils/u-boot-qemu-riscv64/u-boot-2021.07/arch/mips/mach-ath79/include/mach/ |
| H A D | ar71xx_regs.h | 413 #define AR934X_PLL_CLK_CTRL_DDRCLK_FROM_DDRPLL BIT(21) macro
|
| /dports/sysutils/u-boot-qemu-arm/u-boot-2021.07/arch/mips/mach-ath79/include/mach/ |
| H A D | ar71xx_regs.h | 413 #define AR934X_PLL_CLK_CTRL_DDRCLK_FROM_DDRPLL BIT(21) macro
|
| /dports/sysutils/u-boot-rpi/u-boot-2021.07/arch/mips/mach-ath79/include/mach/ |
| H A D | ar71xx_regs.h | 413 #define AR934X_PLL_CLK_CTRL_DDRCLK_FROM_DDRPLL BIT(21) macro
|
| /dports/sysutils/u-boot-rpi-arm64/u-boot-2021.07/arch/mips/mach-ath79/include/mach/ |
| H A D | ar71xx_regs.h | 413 #define AR934X_PLL_CLK_CTRL_DDRCLK_FROM_DDRPLL BIT(21) macro
|
| /dports/sysutils/u-boot-rpi2/u-boot-2021.07/arch/mips/mach-ath79/include/mach/ |
| H A D | ar71xx_regs.h | 413 #define AR934X_PLL_CLK_CTRL_DDRCLK_FROM_DDRPLL BIT(21) macro
|
| /dports/sysutils/u-boot-riotboard/u-boot-2021.07/arch/mips/mach-ath79/include/mach/ |
| H A D | ar71xx_regs.h | 413 #define AR934X_PLL_CLK_CTRL_DDRCLK_FROM_DDRPLL BIT(21) macro
|
| /dports/sysutils/u-boot-rpi3/u-boot-2021.07/arch/mips/mach-ath79/include/mach/ |
| H A D | ar71xx_regs.h | 413 #define AR934X_PLL_CLK_CTRL_DDRCLK_FROM_DDRPLL BIT(21) macro
|
| /dports/sysutils/u-boot-rock-pi-4/u-boot-2021.07/arch/mips/mach-ath79/include/mach/ |
| H A D | ar71xx_regs.h | 413 #define AR934X_PLL_CLK_CTRL_DDRCLK_FROM_DDRPLL BIT(21) macro
|
| /dports/sysutils/u-boot-rock64/u-boot-2021.07/arch/mips/mach-ath79/include/mach/ |
| H A D | ar71xx_regs.h | 413 #define AR934X_PLL_CLK_CTRL_DDRCLK_FROM_DDRPLL BIT(21) macro
|