Home
last modified time | relevance | path

Searched refs:CLOCK_OSC_FREQ_26_0 (Results 301 – 325 of 377) sorted by relevance

1...<<111213141516

/dports/sysutils/u-boot-sifive-fu540/u-boot-2021.07/arch/arm/mach-tegra/tegra124/
H A Dclock.c861 case CLOCK_OSC_FREQ_26_0: /* OSC is 26Mhz */ in clock_early_init()
/dports/sysutils/u-boot-rockpro64/u-boot-2021.07/arch/arm/mach-tegra/tegra124/
H A Dclock.c861 case CLOCK_OSC_FREQ_26_0: /* OSC is 26Mhz */ in clock_early_init()
/dports/sysutils/u-boot-rpi4/u-boot-2021.07/arch/arm/mach-tegra/tegra124/
H A Dclock.c861 case CLOCK_OSC_FREQ_26_0: /* OSC is 26Mhz */ in clock_early_init()
/dports/emulators/qemu60/qemu-6.0.0/roms/u-boot/arch/arm/mach-tegra/tegra124/
H A Dclock.c858 case CLOCK_OSC_FREQ_26_0: /* OSC is 26Mhz */ in clock_early_init()
/dports/sysutils/u-boot-pinebookpro/u-boot-2021.07/arch/arm/mach-tegra/tegra124/
H A Dclock.c861 case CLOCK_OSC_FREQ_26_0: /* OSC is 26Mhz */ in clock_early_init()
/dports/sysutils/u-boot-qemu-riscv64/u-boot-2021.07/arch/arm/mach-tegra/tegra124/
H A Dclock.c861 case CLOCK_OSC_FREQ_26_0: /* OSC is 26Mhz */ in clock_early_init()
/dports/sysutils/u-boot-qemu-arm/u-boot-2021.07/arch/arm/mach-tegra/tegra124/
H A Dclock.c861 case CLOCK_OSC_FREQ_26_0: /* OSC is 26Mhz */ in clock_early_init()
/dports/sysutils/u-boot-rpi/u-boot-2021.07/arch/arm/mach-tegra/tegra124/
H A Dclock.c861 case CLOCK_OSC_FREQ_26_0: /* OSC is 26Mhz */ in clock_early_init()
/dports/sysutils/u-boot-rpi-arm64/u-boot-2021.07/arch/arm/mach-tegra/tegra124/
H A Dclock.c861 case CLOCK_OSC_FREQ_26_0: /* OSC is 26Mhz */ in clock_early_init()
/dports/sysutils/u-boot-rpi2/u-boot-2021.07/arch/arm/mach-tegra/tegra124/
H A Dclock.c861 case CLOCK_OSC_FREQ_26_0: /* OSC is 26Mhz */ in clock_early_init()
/dports/sysutils/u-boot-riotboard/u-boot-2021.07/arch/arm/mach-tegra/tegra124/
H A Dclock.c861 case CLOCK_OSC_FREQ_26_0: /* OSC is 26Mhz */ in clock_early_init()
/dports/sysutils/u-boot-rpi3/u-boot-2021.07/arch/arm/mach-tegra/tegra124/
H A Dclock.c861 case CLOCK_OSC_FREQ_26_0: /* OSC is 26Mhz */ in clock_early_init()
/dports/sysutils/u-boot-rock-pi-4/u-boot-2021.07/arch/arm/mach-tegra/tegra124/
H A Dclock.c861 case CLOCK_OSC_FREQ_26_0: /* OSC is 26Mhz */ in clock_early_init()
/dports/sysutils/u-boot-rock64/u-boot-2021.07/arch/arm/mach-tegra/tegra124/
H A Dclock.c861 case CLOCK_OSC_FREQ_26_0: /* OSC is 26Mhz */ in clock_early_init()
/dports/sysutils/u-boot-rpi3-32/u-boot-2021.07/arch/arm/mach-tegra/tegra124/
H A Dclock.c861 case CLOCK_OSC_FREQ_26_0: /* OSC is 26Mhz */ in clock_early_init()
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot/arch/arm/mach-tegra/tegra210/
H A Dclock.c988 case CLOCK_OSC_FREQ_26_0: /* OSC is 26Mhz */ in clock_early_init()
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot/arch/arm/mach-tegra/tegra210/
H A Dclock.c988 case CLOCK_OSC_FREQ_26_0: /* OSC is 26Mhz */ in clock_early_init()
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/arch/arm/mach-tegra/tegra210/
H A Dclock.c993 case CLOCK_OSC_FREQ_26_0: /* OSC is 26Mhz */ in clock_early_init()
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/arch/arm/mach-tegra/tegra210/
H A Dclock.c993 case CLOCK_OSC_FREQ_26_0: /* OSC is 26Mhz */ in clock_early_init()
/dports/sysutils/u-boot-chip/u-boot-2021.07/arch/arm/mach-tegra/tegra210/
H A Dclock.c993 case CLOCK_OSC_FREQ_26_0: /* OSC is 26Mhz */ in clock_early_init()
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/arch/arm/mach-tegra/tegra210/
H A Dclock.c993 case CLOCK_OSC_FREQ_26_0: /* OSC is 26Mhz */ in clock_early_init()
/dports/sysutils/u-boot-sopine/u-boot-2021.07/arch/arm/mach-tegra/tegra210/
H A Dclock.c993 case CLOCK_OSC_FREQ_26_0: /* OSC is 26Mhz */ in clock_early_init()
/dports/sysutils/u-boot-sinovoip-bpi-m3/u-boot-2021.07/arch/arm/mach-tegra/tegra210/
H A Dclock.c993 case CLOCK_OSC_FREQ_26_0: /* OSC is 26Mhz */ in clock_early_init()
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/arch/arm/mach-tegra/tegra210/
H A Dclock.c993 case CLOCK_OSC_FREQ_26_0: /* OSC is 26Mhz */ in clock_early_init()
/dports/sysutils/u-boot-a13-olinuxino/u-boot-2021.07/arch/arm/mach-tegra/tegra210/
H A Dclock.c993 case CLOCK_OSC_FREQ_26_0: /* OSC is 26Mhz */ in clock_early_init()

1...<<111213141516