Home
last modified time | relevance | path

Searched refs:IMX5_CLK_SRTC_GATE (Results 51 – 75 of 131) sorted by relevance

123456

/dports/sysutils/u-boot-bananapi/u-boot-2021.07/include/dt-bindings/clock/
H A Dimx5-clock.h183 #define IMX5_CLK_SRTC_GATE 171 macro
/dports/sysutils/u-boot-sinovoip-bpi-m3/u-boot-2021.07/include/dt-bindings/clock/
H A Dimx5-clock.h183 #define IMX5_CLK_SRTC_GATE 171 macro
/dports/sysutils/u-boot-rpi4/u-boot-2021.07/include/dt-bindings/clock/
H A Dimx5-clock.h183 #define IMX5_CLK_SRTC_GATE 171 macro
/dports/sysutils/u-boot-rock64/u-boot-2021.07/include/dt-bindings/clock/
H A Dimx5-clock.h183 #define IMX5_CLK_SRTC_GATE 171 macro
/dports/sysutils/u-boot-sifive-fu540/u-boot-2021.07/include/dt-bindings/clock/
H A Dimx5-clock.h183 #define IMX5_CLK_SRTC_GATE 171 macro
/dports/sysutils/u-boot-rpi3-32/u-boot-2021.07/include/dt-bindings/clock/
H A Dimx5-clock.h183 #define IMX5_CLK_SRTC_GATE 171 macro
/dports/emulators/qemu60/qemu-6.0.0/roms/u-boot/include/dt-bindings/clock/
H A Dimx5-clock.h183 #define IMX5_CLK_SRTC_GATE 171 macro
/dports/sysutils/u-boot-qemu-arm64/u-boot-2021.07/include/dt-bindings/clock/
H A Dimx5-clock.h183 #define IMX5_CLK_SRTC_GATE 171 macro
/dports/sysutils/u-boot-rockpro64/u-boot-2021.07/include/dt-bindings/clock/
H A Dimx5-clock.h183 #define IMX5_CLK_SRTC_GATE 171 macro
/dports/sysutils/u-boot-pinebookpro/u-boot-2021.07/include/dt-bindings/clock/
H A Dimx5-clock.h183 #define IMX5_CLK_SRTC_GATE 171 macro
/dports/sysutils/u-boot-qemu-arm/u-boot-2021.07/include/dt-bindings/clock/
H A Dimx5-clock.h183 #define IMX5_CLK_SRTC_GATE 171 macro
/dports/sysutils/u-boot-qemu-riscv64/u-boot-2021.07/include/dt-bindings/clock/
H A Dimx5-clock.h183 #define IMX5_CLK_SRTC_GATE 171 macro
/dports/sysutils/u-boot-rpi-0-w/u-boot-2021.07/include/dt-bindings/clock/
H A Dimx5-clock.h183 #define IMX5_CLK_SRTC_GATE 171 macro
/dports/sysutils/u-boot-rpi-arm64/u-boot-2021.07/include/dt-bindings/clock/
H A Dimx5-clock.h183 #define IMX5_CLK_SRTC_GATE 171 macro
/dports/sysutils/u-boot-rock-pi-4/u-boot-2021.07/include/dt-bindings/clock/
H A Dimx5-clock.h183 #define IMX5_CLK_SRTC_GATE 171 macro
/dports/sysutils/u-boot-rpi2/u-boot-2021.07/include/dt-bindings/clock/
H A Dimx5-clock.h183 #define IMX5_CLK_SRTC_GATE 171 macro
/dports/sysutils/u-boot-riotboard/u-boot-2021.07/include/dt-bindings/clock/
H A Dimx5-clock.h183 #define IMX5_CLK_SRTC_GATE 171 macro
/dports/sysutils/u-boot-rpi3/u-boot-2021.07/include/dt-bindings/clock/
H A Dimx5-clock.h183 #define IMX5_CLK_SRTC_GATE 171 macro
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/clk/imx/
H A Dclk-imx5.c261 clk[IMX5_CLK_SRTC_GATE] = imx_clk_gate2("srtc_gate", "per_root", MXC_CCM_CCGR4, 28); in mx5_clocks_common_init()
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/clk/imx/
H A Dclk-imx5.c261 clk[IMX5_CLK_SRTC_GATE] = imx_clk_gate2("srtc_gate", "per_root", MXC_CCM_CCGR4, 28); in mx5_clocks_common_init()
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/clk/imx/
H A Dclk-imx5.c261 clk[IMX5_CLK_SRTC_GATE] = imx_clk_gate2("srtc_gate", "per_root", MXC_CCM_CCGR4, 28); in mx5_clocks_common_init()
/dports/multimedia/libv4l/linux-5.13-rc2/arch/arm/boot/dts/
H A Dimx53.dtsi458 clocks = <&clks IMX5_CLK_SRTC_GATE>;
/dports/multimedia/v4l-utils/linux-5.13-rc2/arch/arm/boot/dts/
H A Dimx53.dtsi458 clocks = <&clks IMX5_CLK_SRTC_GATE>;
/dports/sysutils/u-boot-nanopi-r4s/u-boot-2021.07/arch/arm/dts/
H A Dimx53.dtsi458 clocks = <&clks IMX5_CLK_SRTC_GATE>;
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/arch/arm/dts/
H A Dimx53.dtsi458 clocks = <&clks IMX5_CLK_SRTC_GATE>;

123456