Home
last modified time | relevance | path

Searched refs:MCTL_INIT4_EMR2 (Results 51 – 75 of 124) sorted by relevance

12345

/dports/emulators/qemu60/qemu-6.0.0/roms/u-boot/arch/arm/mach-sunxi/
H A Ddram_sun9i.c485 writel(MCTL_INIT4_EMR2(mr[2]) | MCTL_INIT4_EMR3(mr[3]), in mctl_channel_init()
506 writel(MCTL_INIT4_EMR2(mr[3]), in mctl_channel_init()
/dports/sysutils/u-boot-pinebook/u-boot-2021.07/arch/arm/mach-sunxi/
H A Ddram_sun9i.c487 writel(MCTL_INIT4_EMR2(mr[2]) | MCTL_INIT4_EMR3(mr[3]), in mctl_channel_init()
508 writel(MCTL_INIT4_EMR2(mr[3]), in mctl_channel_init()
/dports/sysutils/u-boot-qemu-riscv64/u-boot-2021.07/arch/arm/mach-sunxi/
H A Ddram_sun9i.c487 writel(MCTL_INIT4_EMR2(mr[2]) | MCTL_INIT4_EMR3(mr[3]), in mctl_channel_init()
508 writel(MCTL_INIT4_EMR2(mr[3]), in mctl_channel_init()
/dports/sysutils/u-boot-qemu-arm/u-boot-2021.07/arch/arm/mach-sunxi/
H A Ddram_sun9i.c487 writel(MCTL_INIT4_EMR2(mr[2]) | MCTL_INIT4_EMR3(mr[3]), in mctl_channel_init()
508 writel(MCTL_INIT4_EMR2(mr[3]), in mctl_channel_init()
/dports/sysutils/u-boot-rpi/u-boot-2021.07/arch/arm/mach-sunxi/
H A Ddram_sun9i.c487 writel(MCTL_INIT4_EMR2(mr[2]) | MCTL_INIT4_EMR3(mr[3]), in mctl_channel_init()
508 writel(MCTL_INIT4_EMR2(mr[3]), in mctl_channel_init()
/dports/sysutils/u-boot-rpi-arm64/u-boot-2021.07/arch/arm/mach-sunxi/
H A Ddram_sun9i.c487 writel(MCTL_INIT4_EMR2(mr[2]) | MCTL_INIT4_EMR3(mr[3]), in mctl_channel_init()
508 writel(MCTL_INIT4_EMR2(mr[3]), in mctl_channel_init()
/dports/sysutils/u-boot-rpi2/u-boot-2021.07/arch/arm/mach-sunxi/
H A Ddram_sun9i.c487 writel(MCTL_INIT4_EMR2(mr[2]) | MCTL_INIT4_EMR3(mr[3]), in mctl_channel_init()
508 writel(MCTL_INIT4_EMR2(mr[3]), in mctl_channel_init()
/dports/sysutils/u-boot-riotboard/u-boot-2021.07/arch/arm/mach-sunxi/
H A Ddram_sun9i.c487 writel(MCTL_INIT4_EMR2(mr[2]) | MCTL_INIT4_EMR3(mr[3]), in mctl_channel_init()
508 writel(MCTL_INIT4_EMR2(mr[3]), in mctl_channel_init()
/dports/sysutils/u-boot-rpi3/u-boot-2021.07/arch/arm/mach-sunxi/
H A Ddram_sun9i.c487 writel(MCTL_INIT4_EMR2(mr[2]) | MCTL_INIT4_EMR3(mr[3]), in mctl_channel_init()
508 writel(MCTL_INIT4_EMR2(mr[3]), in mctl_channel_init()
/dports/sysutils/u-boot-rock-pi-4/u-boot-2021.07/arch/arm/mach-sunxi/
H A Ddram_sun9i.c487 writel(MCTL_INIT4_EMR2(mr[2]) | MCTL_INIT4_EMR3(mr[3]), in mctl_channel_init()
508 writel(MCTL_INIT4_EMR2(mr[3]), in mctl_channel_init()
/dports/sysutils/u-boot-rpi3-32/u-boot-2021.07/arch/arm/mach-sunxi/
H A Ddram_sun9i.c487 writel(MCTL_INIT4_EMR2(mr[2]) | MCTL_INIT4_EMR3(mr[3]), in mctl_channel_init()
508 writel(MCTL_INIT4_EMR2(mr[3]), in mctl_channel_init()
/dports/sysutils/u-boot-rock64/u-boot-2021.07/arch/arm/mach-sunxi/
H A Ddram_sun9i.c487 writel(MCTL_INIT4_EMR2(mr[2]) | MCTL_INIT4_EMR3(mr[3]), in mctl_channel_init()
508 writel(MCTL_INIT4_EMR2(mr[3]), in mctl_channel_init()
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot/arch/arm/include/asm/arch-sunxi/
H A Ddram_sun9i.h195 #define MCTL_INIT4_EMR2(n) ((n & 0xffff) << 16) macro
/dports/sysutils/u-boot-olinuxino-lime2-emmc/u-boot-2021.07/arch/arm/include/asm/arch-sunxi/
H A Ddram_sun9i.h199 #define MCTL_INIT4_EMR2(n) ((n & 0xffff) << 16) macro
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/arch/arm/include/asm/arch-sunxi/
H A Ddram_sun9i.h199 #define MCTL_INIT4_EMR2(n) ((n & 0xffff) << 16) macro
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/arch/arm/include/asm/arch-sunxi/
H A Ddram_sun9i.h199 #define MCTL_INIT4_EMR2(n) ((n & 0xffff) << 16) macro
/dports/sysutils/u-boot-chip/u-boot-2021.07/arch/arm/include/asm/arch-sunxi/
H A Ddram_sun9i.h199 #define MCTL_INIT4_EMR2(n) ((n & 0xffff) << 16) macro
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/arch/arm/include/asm/arch-sunxi/
H A Ddram_sun9i.h199 #define MCTL_INIT4_EMR2(n) ((n & 0xffff) << 16) macro
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/arch/arm/include/asm/arch-sunxi/
H A Ddram_sun9i.h199 #define MCTL_INIT4_EMR2(n) ((n & 0xffff) << 16) macro
/dports/sysutils/u-boot-a13-olinuxino/u-boot-2021.07/arch/arm/include/asm/arch-sunxi/
H A Ddram_sun9i.h199 #define MCTL_INIT4_EMR2(n) ((n & 0xffff) << 16) macro
/dports/sysutils/u-boot-sinovoip-bpi-m3/u-boot-2021.07/arch/arm/include/asm/arch-sunxi/
H A Ddram_sun9i.h199 #define MCTL_INIT4_EMR2(n) ((n & 0xffff) << 16) macro
/dports/sysutils/u-boot-sopine/u-boot-2021.07/arch/arm/include/asm/arch-sunxi/
H A Ddram_sun9i.h199 #define MCTL_INIT4_EMR2(n) ((n & 0xffff) << 16) macro
/dports/sysutils/u-boot-sopine-spi/u-boot-2021.07/arch/arm/include/asm/arch-sunxi/
H A Ddram_sun9i.h199 #define MCTL_INIT4_EMR2(n) ((n & 0xffff) << 16) macro
/dports/sysutils/u-boot-bananapi/u-boot-2021.07/arch/arm/include/asm/arch-sunxi/
H A Ddram_sun9i.h199 #define MCTL_INIT4_EMR2(n) ((n & 0xffff) << 16) macro
/dports/sysutils/u-boot-qemu-arm64/u-boot-2021.07/arch/arm/include/asm/arch-sunxi/
H A Ddram_sun9i.h199 #define MCTL_INIT4_EMR2(n) ((n & 0xffff) << 16) macro

12345