| /dports/sysutils/u-boot-nanopi-a64/u-boot-2021.07/drivers/ddr/marvell/a38x/ |
| H A D | mv_ddr_plat.c | 665 ddr3_tip_dev_attr_set(dev_num, MV_ATTR_INTERLEAVE_WA, 0); in mv_ddr_sw_db_init()
|
| /dports/sysutils/u-boot-nanopi-neo2/u-boot-2021.07/drivers/ddr/marvell/a38x/ |
| H A D | mv_ddr_plat.c | 665 ddr3_tip_dev_attr_set(dev_num, MV_ATTR_INTERLEAVE_WA, 0); in mv_ddr_sw_db_init()
|
| /dports/emulators/qemu/qemu-6.2.0/roms/u-boot/drivers/ddr/marvell/a38x/ |
| H A D | mv_ddr_plat.c | 665 ddr3_tip_dev_attr_set(dev_num, MV_ATTR_INTERLEAVE_WA, 0); in mv_ddr_sw_db_init()
|
| /dports/sysutils/u-boot-orangepi-pc2/u-boot-2021.07/drivers/ddr/marvell/a38x/ |
| H A D | mv_ddr_plat.c | 665 ddr3_tip_dev_attr_set(dev_num, MV_ATTR_INTERLEAVE_WA, 0); in mv_ddr_sw_db_init()
|
| /dports/sysutils/u-boot-orangepi-plus-2e/u-boot-2021.07/drivers/ddr/marvell/a38x/ |
| H A D | mv_ddr_plat.c | 665 ddr3_tip_dev_attr_set(dev_num, MV_ATTR_INTERLEAVE_WA, 0); in mv_ddr_sw_db_init()
|
| /dports/sysutils/u-boot-orangepi-pc/u-boot-2021.07/drivers/ddr/marvell/a38x/ |
| H A D | mv_ddr_plat.c | 665 ddr3_tip_dev_attr_set(dev_num, MV_ATTR_INTERLEAVE_WA, 0); in mv_ddr_sw_db_init()
|
| /dports/sysutils/u-boot-orangepi-one/u-boot-2021.07/drivers/ddr/marvell/a38x/ |
| H A D | mv_ddr_plat.c | 665 ddr3_tip_dev_attr_set(dev_num, MV_ATTR_INTERLEAVE_WA, 0); in mv_ddr_sw_db_init()
|
| /dports/sysutils/u-boot-orangepi-pc-plus/u-boot-2021.07/drivers/ddr/marvell/a38x/ |
| H A D | mv_ddr_plat.c | 665 ddr3_tip_dev_attr_set(dev_num, MV_ATTR_INTERLEAVE_WA, 0); in mv_ddr_sw_db_init()
|
| /dports/sysutils/u-boot-sopine-spi/u-boot-2021.07/drivers/ddr/marvell/a38x/ |
| H A D | mv_ddr_plat.c | 665 ddr3_tip_dev_attr_set(dev_num, MV_ATTR_INTERLEAVE_WA, 0); in mv_ddr_sw_db_init()
|
| /dports/sysutils/u-boot-bananapi/u-boot-2021.07/drivers/ddr/marvell/a38x/ |
| H A D | mv_ddr_plat.c | 665 ddr3_tip_dev_attr_set(dev_num, MV_ATTR_INTERLEAVE_WA, 0); in mv_ddr_sw_db_init()
|
| /dports/sysutils/u-boot-bananapim2/u-boot-2021.07/drivers/ddr/marvell/a38x/ |
| H A D | mv_ddr_plat.c | 665 ddr3_tip_dev_attr_set(dev_num, MV_ATTR_INTERLEAVE_WA, 0); in mv_ddr_sw_db_init()
|
| /dports/sysutils/u-boot-rockpro64/u-boot-2021.07/drivers/ddr/marvell/a38x/ |
| H A D | mv_ddr_plat.c | 665 ddr3_tip_dev_attr_set(dev_num, MV_ATTR_INTERLEAVE_WA, 0); in mv_ddr_sw_db_init()
|
| /dports/sysutils/u-boot-rock64/u-boot-2021.07/drivers/ddr/marvell/a38x/ |
| H A D | mv_ddr_plat.c | 665 ddr3_tip_dev_attr_set(dev_num, MV_ATTR_INTERLEAVE_WA, 0); in mv_ddr_sw_db_init()
|
| /dports/sysutils/u-boot-rpi3-32/u-boot-2021.07/drivers/ddr/marvell/a38x/ |
| H A D | mv_ddr_plat.c | 665 ddr3_tip_dev_attr_set(dev_num, MV_ATTR_INTERLEAVE_WA, 0); in mv_ddr_sw_db_init()
|
| /dports/sysutils/u-boot-rpi4/u-boot-2021.07/drivers/ddr/marvell/a38x/ |
| H A D | mv_ddr_plat.c | 665 ddr3_tip_dev_attr_set(dev_num, MV_ATTR_INTERLEAVE_WA, 0); in mv_ddr_sw_db_init()
|
| /dports/sysutils/u-boot-sifive-fu540/u-boot-2021.07/drivers/ddr/marvell/a38x/ |
| H A D | mv_ddr_plat.c | 665 ddr3_tip_dev_attr_set(dev_num, MV_ATTR_INTERLEAVE_WA, 0); in mv_ddr_sw_db_init()
|
| /dports/sysutils/u-boot-rpi-0-w/u-boot-2021.07/drivers/ddr/marvell/a38x/ |
| H A D | mv_ddr_plat.c | 665 ddr3_tip_dev_attr_set(dev_num, MV_ATTR_INTERLEAVE_WA, 0); in mv_ddr_sw_db_init()
|
| /dports/sysutils/u-boot-qemu-riscv64/u-boot-2021.07/drivers/ddr/marvell/a38x/ |
| H A D | mv_ddr_plat.c | 665 ddr3_tip_dev_attr_set(dev_num, MV_ATTR_INTERLEAVE_WA, 0); in mv_ddr_sw_db_init()
|
| /dports/sysutils/u-boot-qemu-arm/u-boot-2021.07/drivers/ddr/marvell/a38x/ |
| H A D | mv_ddr_plat.c | 665 ddr3_tip_dev_attr_set(dev_num, MV_ATTR_INTERLEAVE_WA, 0); in mv_ddr_sw_db_init()
|
| /dports/sysutils/u-boot-rpi2/u-boot-2021.07/drivers/ddr/marvell/a38x/ |
| H A D | mv_ddr_plat.c | 665 ddr3_tip_dev_attr_set(dev_num, MV_ATTR_INTERLEAVE_WA, 0); in mv_ddr_sw_db_init()
|
| /dports/sysutils/u-boot-rpi-arm64/u-boot-2021.07/drivers/ddr/marvell/a38x/ |
| H A D | mv_ddr_plat.c | 665 ddr3_tip_dev_attr_set(dev_num, MV_ATTR_INTERLEAVE_WA, 0); in mv_ddr_sw_db_init()
|
| /dports/sysutils/u-boot-riotboard/u-boot-2021.07/drivers/ddr/marvell/a38x/ |
| H A D | mv_ddr_plat.c | 665 ddr3_tip_dev_attr_set(dev_num, MV_ATTR_INTERLEAVE_WA, 0); in mv_ddr_sw_db_init()
|
| /dports/sysutils/u-boot-rpi3/u-boot-2021.07/drivers/ddr/marvell/a38x/ |
| H A D | mv_ddr_plat.c | 665 ddr3_tip_dev_attr_set(dev_num, MV_ATTR_INTERLEAVE_WA, 0); in mv_ddr_sw_db_init()
|
| /dports/sysutils/u-boot-rock-pi-4/u-boot-2021.07/drivers/ddr/marvell/a38x/ |
| H A D | mv_ddr_plat.c | 665 ddr3_tip_dev_attr_set(dev_num, MV_ATTR_INTERLEAVE_WA, 0); in mv_ddr_sw_db_init()
|
| /dports/emulators/qemu42/qemu-4.2.1/roms/u-boot/drivers/ddr/marvell/a38x/ |
| H A D | ddr3_training.c | 1363 if (ddr3_tip_dev_attr_get(dev_num, MV_ATTR_INTERLEAVE_WA) == 1) { in ddr3_tip_freq_set()
|