| /dports/emulators/qemu42/qemu-4.2.1/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf548/ |
| H A D | ADSP-EDN-BF547-extended_cdef.h | 2889 #define pSPORT2_MTCS1 ((uint32_t volatile *)SPORT2_MTCS1) /* SPORT2 Multi channel …
2890 #define bfin_read_SPORT2_MTCS1() bfin_read32(SPORT2_MTCS1)
2891 #define bfin_write_SPORT2_MTCS1(val) bfin_write32(SPORT2_MTCS1, val)
|
| H A D | ADSP-EDN-BF542-extended_cdef.h | 3688 #define pSPORT2_MTCS1 ((uint32_t volatile *)SPORT2_MTCS1) /* SPORT2 Multi channel …
3689 #define bfin_read_SPORT2_MTCS1() bfin_read32(SPORT2_MTCS1)
3690 #define bfin_write_SPORT2_MTCS1(val) bfin_write32(SPORT2_MTCS1, val)
|
| H A D | ADSP-EDN-BF544-extended_cdef.h | 4789 #define pSPORT2_MTCS1 ((uint32_t volatile *)SPORT2_MTCS1) /* SPORT2 Multi channel …
4790 #define bfin_read_SPORT2_MTCS1() bfin_read32(SPORT2_MTCS1)
4791 #define bfin_write_SPORT2_MTCS1(val) bfin_write32(SPORT2_MTCS1, val)
|
| /dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf548/ |
| H A D | ADSP-EDN-BF547-extended_cdef.h | 2889 #define pSPORT2_MTCS1 ((uint32_t volatile *)SPORT2_MTCS1) /* SPORT2 Multi channel …
2890 #define bfin_read_SPORT2_MTCS1() bfin_read32(SPORT2_MTCS1)
2891 #define bfin_write_SPORT2_MTCS1(val) bfin_write32(SPORT2_MTCS1, val)
|
| H A D | ADSP-EDN-BF542-extended_cdef.h | 3688 #define pSPORT2_MTCS1 ((uint32_t volatile *)SPORT2_MTCS1) /* SPORT2 Multi channel …
3689 #define bfin_read_SPORT2_MTCS1() bfin_read32(SPORT2_MTCS1)
3690 #define bfin_write_SPORT2_MTCS1(val) bfin_write32(SPORT2_MTCS1, val)
|
| H A D | ADSP-EDN-BF544-extended_cdef.h | 4789 #define pSPORT2_MTCS1 ((uint32_t volatile *)SPORT2_MTCS1) /* SPORT2 Multi channel …
4790 #define bfin_read_SPORT2_MTCS1() bfin_read32(SPORT2_MTCS1)
4791 #define bfin_write_SPORT2_MTCS1(val) bfin_write32(SPORT2_MTCS1, val)
|
| /dports/emulators/qemu/qemu-6.2.0/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf548/ |
| H A D | ADSP-EDN-BF547-extended_cdef.h | 2889 #define pSPORT2_MTCS1 ((uint32_t volatile *)SPORT2_MTCS1) /* SPORT2 Multi channel …
2890 #define bfin_read_SPORT2_MTCS1() bfin_read32(SPORT2_MTCS1)
2891 #define bfin_write_SPORT2_MTCS1(val) bfin_write32(SPORT2_MTCS1, val)
|
| H A D | ADSP-EDN-BF542-extended_cdef.h | 3688 #define pSPORT2_MTCS1 ((uint32_t volatile *)SPORT2_MTCS1) /* SPORT2 Multi channel …
3689 #define bfin_read_SPORT2_MTCS1() bfin_read32(SPORT2_MTCS1)
3690 #define bfin_write_SPORT2_MTCS1(val) bfin_write32(SPORT2_MTCS1, val)
|
| H A D | ADSP-EDN-BF544-extended_cdef.h | 4789 #define pSPORT2_MTCS1 ((uint32_t volatile *)SPORT2_MTCS1) /* SPORT2 Multi channel …
4790 #define bfin_read_SPORT2_MTCS1() bfin_read32(SPORT2_MTCS1)
4791 #define bfin_write_SPORT2_MTCS1(val) bfin_write32(SPORT2_MTCS1, val)
|
| /dports/emulators/qemu60/qemu-6.0.0/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf548/ |
| H A D | ADSP-EDN-BF547-extended_cdef.h | 2889 #define pSPORT2_MTCS1 ((uint32_t volatile *)SPORT2_MTCS1) /* SPORT2 Multi channel …
2890 #define bfin_read_SPORT2_MTCS1() bfin_read32(SPORT2_MTCS1)
2891 #define bfin_write_SPORT2_MTCS1(val) bfin_write32(SPORT2_MTCS1, val)
|
| H A D | ADSP-EDN-BF542-extended_cdef.h | 3688 #define pSPORT2_MTCS1 ((uint32_t volatile *)SPORT2_MTCS1) /* SPORT2 Multi channel …
3689 #define bfin_read_SPORT2_MTCS1() bfin_read32(SPORT2_MTCS1)
3690 #define bfin_write_SPORT2_MTCS1(val) bfin_write32(SPORT2_MTCS1, val)
|
| H A D | ADSP-EDN-BF544-extended_cdef.h | 4789 #define pSPORT2_MTCS1 ((uint32_t volatile *)SPORT2_MTCS1) /* SPORT2 Multi channel …
4790 #define bfin_read_SPORT2_MTCS1() bfin_read32(SPORT2_MTCS1)
4791 #define bfin_write_SPORT2_MTCS1(val) bfin_write32(SPORT2_MTCS1, val)
|
| /dports/sysutils/u-boot-utilite/u-boot-2015.07/arch/blackfin/include/asm/mach-bf548/ |
| H A D | ADSP-EDN-BF547-extended_cdef.h | 1920 #define bfin_read_SPORT2_MTCS1() bfin_read32(SPORT2_MTCS1)
1921 #define bfin_write_SPORT2_MTCS1(val) bfin_write32(SPORT2_MTCS1, val)
|
| H A D | ADSP-EDN-BF542-extended_cdef.h | 2453 #define bfin_read_SPORT2_MTCS1() bfin_read32(SPORT2_MTCS1)
2454 #define bfin_write_SPORT2_MTCS1(val) bfin_write32(SPORT2_MTCS1, val)
|
| H A D | ADSP-EDN-BF544-extended_cdef.h | 3187 #define bfin_read_SPORT2_MTCS1() bfin_read32(SPORT2_MTCS1)
3188 #define bfin_write_SPORT2_MTCS1(val) bfin_write32(SPORT2_MTCS1, val)
|
| /dports/devel/arm-none-eabi-newlib/newlib-2.4.0/libgloss/bfin/include/ |
| H A D | defBF54x_base.h | 1010 #define SPORT2_MTCS1 0xffc02544 /* SPORT2 Multi channel Transmit Select Regi… macro
|
| /dports/emulators/qemu-utils/qemu-4.2.1/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf548/ |
| H A D | ADSP-EDN-BF542-extended_cdef.h | 3688 #define pSPORT2_MTCS1 ((uint32_t volatile *)SPORT2_MTCS1) /* SPORT2 Multi channel …
3689 #define bfin_read_SPORT2_MTCS1() bfin_read32(SPORT2_MTCS1)
3690 #define bfin_write_SPORT2_MTCS1(val) bfin_write32(SPORT2_MTCS1, val)
|
| H A D | ADSP-EDN-BF544-extended_cdef.h | 4789 #define pSPORT2_MTCS1 ((uint32_t volatile *)SPORT2_MTCS1) /* SPORT2 Multi channel …
4790 #define bfin_read_SPORT2_MTCS1() bfin_read32(SPORT2_MTCS1)
4791 #define bfin_write_SPORT2_MTCS1(val) bfin_write32(SPORT2_MTCS1, val)
|
| H A D | ADSP-EDN-BF548-extended_cdef.h | 5061 #define pSPORT2_MTCS1 ((uint32_t volatile *)SPORT2_MTCS1) /* SPORT2 Multi channel …
5062 #define bfin_read_SPORT2_MTCS1() bfin_read32(SPORT2_MTCS1)
5063 #define bfin_write_SPORT2_MTCS1(val) bfin_write32(SPORT2_MTCS1, val)
|
| H A D | ADSP-EDN-BF549-extended_cdef.h | 5409 #define pSPORT2_MTCS1 ((uint32_t volatile *)SPORT2_MTCS1) /* SPORT2 Multi channel …
5410 #define bfin_read_SPORT2_MTCS1() bfin_read32(SPORT2_MTCS1)
5411 #define bfin_write_SPORT2_MTCS1(val) bfin_write32(SPORT2_MTCS1, val)
|
| /dports/emulators/qemu5/qemu-5.2.0/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf548/ |
| H A D | ADSP-EDN-BF542-extended_cdef.h | 3688 #define pSPORT2_MTCS1 ((uint32_t volatile *)SPORT2_MTCS1) /* SPORT2 Multi channel …
3689 #define bfin_read_SPORT2_MTCS1() bfin_read32(SPORT2_MTCS1)
3690 #define bfin_write_SPORT2_MTCS1(val) bfin_write32(SPORT2_MTCS1, val)
|
| H A D | ADSP-EDN-BF544-extended_cdef.h | 4789 #define pSPORT2_MTCS1 ((uint32_t volatile *)SPORT2_MTCS1) /* SPORT2 Multi channel …
4790 #define bfin_read_SPORT2_MTCS1() bfin_read32(SPORT2_MTCS1)
4791 #define bfin_write_SPORT2_MTCS1(val) bfin_write32(SPORT2_MTCS1, val)
|
| H A D | ADSP-EDN-BF548-extended_cdef.h | 5061 #define pSPORT2_MTCS1 ((uint32_t volatile *)SPORT2_MTCS1) /* SPORT2 Multi channel …
5062 #define bfin_read_SPORT2_MTCS1() bfin_read32(SPORT2_MTCS1)
5063 #define bfin_write_SPORT2_MTCS1(val) bfin_write32(SPORT2_MTCS1, val)
|
| /dports/emulators/qemu-powernv/qemu-powernv-3.0.50/roms/u-boot-sam460ex/arch/blackfin/include/asm/mach-bf548/ |
| H A D | ADSP-EDN-BF542-extended_cdef.h | 3688 #define pSPORT2_MTCS1 ((uint32_t volatile *)SPORT2_MTCS1) /* SPORT2 Multi channel …
3689 #define bfin_read_SPORT2_MTCS1() bfin_read32(SPORT2_MTCS1)
3690 #define bfin_write_SPORT2_MTCS1(val) bfin_write32(SPORT2_MTCS1, val)
|
| H A D | ADSP-EDN-BF544-extended_cdef.h | 4789 #define pSPORT2_MTCS1 ((uint32_t volatile *)SPORT2_MTCS1) /* SPORT2 Multi channel …
4790 #define bfin_read_SPORT2_MTCS1() bfin_read32(SPORT2_MTCS1)
4791 #define bfin_write_SPORT2_MTCS1(val) bfin_write32(SPORT2_MTCS1, val)
|