Home
last modified time | relevance | path

Searched refs:SubRegIndices (Results 151 – 175 of 523) sorted by relevance

12345678910>>...21

/dports/devel/llvm80/llvm-8.0.1.src/lib/Target/PowerPC/
H A DPPCRegisterInfo.td38 let SubRegIndices = [sub_32];
45 let SubRegIndices = [sub_32];
62 let SubRegIndices = [sub_64];
77 let SubRegIndices = [sub_64];
85 let SubRegIndices = [sub_64];
207 let SubRegIndices = [sub_lt, sub_gt, sub_eq, sub_un] in {
/dports/devel/llvm70/llvm-7.0.1.src/lib/Target/PowerPC/
H A DPPCRegisterInfo.td38 let SubRegIndices = [sub_32];
45 let SubRegIndices = [sub_32];
62 let SubRegIndices = [sub_64];
77 let SubRegIndices = [sub_64];
85 let SubRegIndices = [sub_64];
201 let SubRegIndices = [sub_lt, sub_gt, sub_eq, sub_un] in {
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/llvm/lib/Target/VE/
H A DVERegisterInfo.td115 let SubRegIndices = [sub_i32, sub_f32], CoveredBySubRegs = 1 in {
136 let SubRegIndices = [sub_even, sub_odd], CoveredBySubRegs = 1 in
155 let SubRegIndices = [sub_vm_even, sub_vm_odd], CoveredBySubRegs = 1 in
/dports/devel/wasi-libcxx/llvm-project-13.0.1.src/llvm/lib/Target/VE/
H A DVERegisterInfo.td115 let SubRegIndices = [sub_i32, sub_f32], CoveredBySubRegs = 1 in {
136 let SubRegIndices = [sub_even, sub_odd], CoveredBySubRegs = 1 in
155 let SubRegIndices = [sub_vm_even, sub_vm_odd], CoveredBySubRegs = 1 in
/dports/graphics/llvm-mesa/llvm-13.0.1.src/lib/Target/VE/
H A DVERegisterInfo.td115 let SubRegIndices = [sub_i32, sub_f32], CoveredBySubRegs = 1 in {
136 let SubRegIndices = [sub_even, sub_odd], CoveredBySubRegs = 1 in
155 let SubRegIndices = [sub_vm_even, sub_vm_odd], CoveredBySubRegs = 1 in
/dports/devel/llvm12/llvm-project-12.0.1.src/llvm/lib/Target/VE/
H A DVERegisterInfo.td115 let SubRegIndices = [sub_i32, sub_f32], CoveredBySubRegs = 1 in {
136 let SubRegIndices = [sub_even, sub_odd], CoveredBySubRegs = 1 in
155 let SubRegIndices = [sub_vm_even, sub_vm_odd], CoveredBySubRegs = 1 in
/dports/lang/rust/rustc-1.58.1-src/src/llvm-project/llvm/lib/Target/VE/
H A DVERegisterInfo.td115 let SubRegIndices = [sub_i32, sub_f32], CoveredBySubRegs = 1 in {
136 let SubRegIndices = [sub_even, sub_odd], CoveredBySubRegs = 1 in
155 let SubRegIndices = [sub_vm_even, sub_vm_odd], CoveredBySubRegs = 1 in
/dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/llvm/lib/Target/VE/
H A DVERegisterInfo.td115 let SubRegIndices = [sub_i32, sub_f32], CoveredBySubRegs = 1 in {
136 let SubRegIndices = [sub_even, sub_odd], CoveredBySubRegs = 1 in
155 let SubRegIndices = [sub_vm_even, sub_vm_odd], CoveredBySubRegs = 1 in
/dports/devel/wasi-compiler-rt13/llvm-project-13.0.1.src/llvm/lib/Target/VE/
H A DVERegisterInfo.td115 let SubRegIndices = [sub_i32, sub_f32], CoveredBySubRegs = 1 in {
136 let SubRegIndices = [sub_even, sub_odd], CoveredBySubRegs = 1 in
155 let SubRegIndices = [sub_vm_even, sub_vm_odd], CoveredBySubRegs = 1 in
/dports/devel/wasi-compiler-rt12/llvm-project-12.0.1.src/llvm/lib/Target/VE/
H A DVERegisterInfo.td115 let SubRegIndices = [sub_i32, sub_f32], CoveredBySubRegs = 1 in {
136 let SubRegIndices = [sub_even, sub_odd], CoveredBySubRegs = 1 in
155 let SubRegIndices = [sub_vm_even, sub_vm_odd], CoveredBySubRegs = 1 in
/dports/devel/llvm13/llvm-project-13.0.1.src/llvm/lib/Target/VE/
H A DVERegisterInfo.td115 let SubRegIndices = [sub_i32, sub_f32], CoveredBySubRegs = 1 in {
136 let SubRegIndices = [sub_even, sub_odd], CoveredBySubRegs = 1 in
155 let SubRegIndices = [sub_vm_even, sub_vm_odd], CoveredBySubRegs = 1 in
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/llvm/lib/Target/Mips/
H A DMipsRegisterInfo.td46 let SubRegIndices = [sub_32];
55 let SubRegIndices = [sub_lo, sub_hi];
61 let SubRegIndices = [sub_lo, sub_hi];
68 let SubRegIndices = [sub_64];
74 let SubRegIndices = [sub_lo, sub_hi];
190 let SubRegIndices = [sub_32] in {
246 let SubRegIndices = [sub_dsp16_19, sub_dsp20, sub_dsp21, sub_dsp22,
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/llvm/lib/Target/Hexagon/
H A DHexagonRegisterInfo.td111 let SubRegIndices = [isub_lo, isub_hi], CoveredBySubRegs = 1 in {
143 let SubRegIndices = [subreg_overflow];
180 let SubRegIndices = [isub_lo, isub_hi], CoveredBySubRegs = 1 in {
206 let SubRegIndices = [vsub_lo, vsub_hi, vsub_fake], CoveredBySubRegs = 1 in {
226 let SubRegIndices = [vsub_lo, vsub_hi, vsub_fake], CoveredBySubRegs = 1 in {
246 let SubRegIndices = [wsub_lo, wsub_hi], CoveredBySubRegs = 1 in {
298 let SubRegIndices = [isub_lo, isub_hi], CoveredBySubRegs = 1 in {
/dports/devel/tinygo/tinygo-0.14.1/llvm-project/llvm/lib/Target/Mips/
H A DMipsRegisterInfo.td46 let SubRegIndices = [sub_32];
55 let SubRegIndices = [sub_lo, sub_hi];
61 let SubRegIndices = [sub_lo, sub_hi];
68 let SubRegIndices = [sub_64];
74 let SubRegIndices = [sub_lo, sub_hi];
190 let SubRegIndices = [sub_32] in {
246 let SubRegIndices = [sub_dsp16_19, sub_dsp20, sub_dsp21, sub_dsp22,
/dports/devel/llvm-cheri/llvm-project-37c49ff00e3eadce5d8703fdc4497f28458c64a8/llvm/lib/Target/Hexagon/
H A DHexagonRegisterInfo.td111 let SubRegIndices = [isub_lo, isub_hi], CoveredBySubRegs = 1 in {
143 let SubRegIndices = [subreg_overflow];
180 let SubRegIndices = [isub_lo, isub_hi], CoveredBySubRegs = 1 in {
206 let SubRegIndices = [vsub_lo, vsub_hi, vsub_fake], CoveredBySubRegs = 1 in {
226 let SubRegIndices = [vsub_lo, vsub_hi, vsub_fake], CoveredBySubRegs = 1 in {
246 let SubRegIndices = [wsub_lo, wsub_hi], CoveredBySubRegs = 1 in {
298 let SubRegIndices = [isub_lo, isub_hi], CoveredBySubRegs = 1 in {
/dports/devel/llvm10/llvm-10.0.1.src/lib/Target/Mips/
H A DMipsRegisterInfo.td46 let SubRegIndices = [sub_32];
55 let SubRegIndices = [sub_lo, sub_hi];
61 let SubRegIndices = [sub_lo, sub_hi];
68 let SubRegIndices = [sub_64];
74 let SubRegIndices = [sub_lo, sub_hi];
190 let SubRegIndices = [sub_32] in {
246 let SubRegIndices = [sub_dsp16_19, sub_dsp20, sub_dsp21, sub_dsp22,
/dports/devel/wasi-libcxx/llvm-project-13.0.1.src/llvm/lib/Target/Hexagon/
H A DHexagonRegisterInfo.td111 let SubRegIndices = [isub_lo, isub_hi], CoveredBySubRegs = 1 in {
143 let SubRegIndices = [subreg_overflow];
180 let SubRegIndices = [isub_lo, isub_hi], CoveredBySubRegs = 1 in {
206 let SubRegIndices = [vsub_lo, vsub_hi, vsub_fake], CoveredBySubRegs = 1 in {
226 let SubRegIndices = [vsub_lo, vsub_hi, vsub_fake], CoveredBySubRegs = 1 in {
246 let SubRegIndices = [wsub_lo, wsub_hi], CoveredBySubRegs = 1 in {
298 let SubRegIndices = [isub_lo, isub_hi], CoveredBySubRegs = 1 in {
/dports/devel/wasi-libcxx/llvm-project-13.0.1.src/llvm/lib/Target/Mips/
H A DMipsRegisterInfo.td46 let SubRegIndices = [sub_32];
55 let SubRegIndices = [sub_lo, sub_hi];
61 let SubRegIndices = [sub_lo, sub_hi];
68 let SubRegIndices = [sub_64];
74 let SubRegIndices = [sub_lo, sub_hi];
190 let SubRegIndices = [sub_32] in {
246 let SubRegIndices = [sub_dsp16_19, sub_dsp20, sub_dsp21, sub_dsp22,
/dports/graphics/llvm-mesa/llvm-13.0.1.src/lib/Target/Mips/
H A DMipsRegisterInfo.td46 let SubRegIndices = [sub_32];
55 let SubRegIndices = [sub_lo, sub_hi];
61 let SubRegIndices = [sub_lo, sub_hi];
68 let SubRegIndices = [sub_64];
74 let SubRegIndices = [sub_lo, sub_hi];
190 let SubRegIndices = [sub_32] in {
246 let SubRegIndices = [sub_dsp16_19, sub_dsp20, sub_dsp21, sub_dsp22,
/dports/graphics/llvm-mesa/llvm-13.0.1.src/lib/Target/Hexagon/
H A DHexagonRegisterInfo.td111 let SubRegIndices = [isub_lo, isub_hi], CoveredBySubRegs = 1 in {
143 let SubRegIndices = [subreg_overflow];
180 let SubRegIndices = [isub_lo, isub_hi], CoveredBySubRegs = 1 in {
206 let SubRegIndices = [vsub_lo, vsub_hi, vsub_fake], CoveredBySubRegs = 1 in {
226 let SubRegIndices = [vsub_lo, vsub_hi, vsub_fake], CoveredBySubRegs = 1 in {
246 let SubRegIndices = [wsub_lo, wsub_hi], CoveredBySubRegs = 1 in {
298 let SubRegIndices = [isub_lo, isub_hi], CoveredBySubRegs = 1 in {
/dports/devel/llvm12/llvm-project-12.0.1.src/llvm/lib/Target/Mips/
H A DMipsRegisterInfo.td46 let SubRegIndices = [sub_32];
55 let SubRegIndices = [sub_lo, sub_hi];
61 let SubRegIndices = [sub_lo, sub_hi];
68 let SubRegIndices = [sub_64];
74 let SubRegIndices = [sub_lo, sub_hi];
190 let SubRegIndices = [sub_32] in {
246 let SubRegIndices = [sub_dsp16_19, sub_dsp20, sub_dsp21, sub_dsp22,
/dports/devel/llvm12/llvm-project-12.0.1.src/llvm/lib/Target/Hexagon/
H A DHexagonRegisterInfo.td111 let SubRegIndices = [isub_lo, isub_hi], CoveredBySubRegs = 1 in {
143 let SubRegIndices = [subreg_overflow];
180 let SubRegIndices = [isub_lo, isub_hi], CoveredBySubRegs = 1 in {
206 let SubRegIndices = [vsub_lo, vsub_hi, vsub_fake], CoveredBySubRegs = 1 in {
226 let SubRegIndices = [vsub_lo, vsub_hi, vsub_fake], CoveredBySubRegs = 1 in {
246 let SubRegIndices = [wsub_lo, wsub_hi], CoveredBySubRegs = 1 in {
298 let SubRegIndices = [isub_lo, isub_hi], CoveredBySubRegs = 1 in {
/dports/devel/llvm11/llvm-11.0.1.src/lib/Target/Mips/
H A DMipsRegisterInfo.td46 let SubRegIndices = [sub_32];
55 let SubRegIndices = [sub_lo, sub_hi];
61 let SubRegIndices = [sub_lo, sub_hi];
68 let SubRegIndices = [sub_64];
74 let SubRegIndices = [sub_lo, sub_hi];
190 let SubRegIndices = [sub_32] in {
246 let SubRegIndices = [sub_dsp16_19, sub_dsp20, sub_dsp21, sub_dsp22,
/dports/devel/llvm11/llvm-11.0.1.src/lib/Target/Hexagon/
H A DHexagonRegisterInfo.td111 let SubRegIndices = [isub_lo, isub_hi], CoveredBySubRegs = 1 in {
143 let SubRegIndices = [subreg_overflow];
180 let SubRegIndices = [isub_lo, isub_hi], CoveredBySubRegs = 1 in {
206 let SubRegIndices = [vsub_lo, vsub_hi, vsub_fake], CoveredBySubRegs = 1 in {
226 let SubRegIndices = [vsub_lo, vsub_hi, vsub_fake], CoveredBySubRegs = 1 in {
246 let SubRegIndices = [wsub_lo, wsub_hi], CoveredBySubRegs = 1 in {
298 let SubRegIndices = [isub_lo, isub_hi], CoveredBySubRegs = 1 in {
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/
H A DMipsRegisterInfo.td46 let SubRegIndices = [sub_32];
55 let SubRegIndices = [sub_lo, sub_hi];
61 let SubRegIndices = [sub_lo, sub_hi];
68 let SubRegIndices = [sub_64];
74 let SubRegIndices = [sub_lo, sub_hi];
190 let SubRegIndices = [sub_32] in {
246 let SubRegIndices = [sub_dsp16_19, sub_dsp20, sub_dsp21, sub_dsp22,

12345678910>>...21