Home
last modified time | relevance | path

Searched refs:fcmpe (Results 251 – 275 of 314) sorted by relevance

1...<<111213

/dports/lang/gcc12-devel/gcc-12-20211205/gcc/config/aarch64/
H A Daarch64.md3827 (define_insn "fcmpe<mode>"
3833 fcmpe\\t%<s>0, #0.0
3834 fcmpe\\t%<s>0, %<s>1"
/dports/misc/cxx_atomics_pic/gcc-11.2.0/gcc/config/aarch64/
H A Daarch64.md3820 (define_insn "fcmpe<mode>"
3826 fcmpe\\t%<s>0, #0.0
3827 fcmpe\\t%<s>0, %<s>1"
/dports/lang/gcc10/gcc-10.3.0/gcc/config/aarch64/
H A Daarch64.md4034 (define_insn "fcmpe<mode>"
4040 fcmpe\\t%<s>0, #0.0
4041 fcmpe\\t%<s>0, %<s>1"
/dports/lang/gcc11/gcc-11.2.0/gcc/config/aarch64/
H A Daarch64.md3820 (define_insn "fcmpe<mode>"
3826 fcmpe\\t%<s>0, #0.0
3827 fcmpe\\t%<s>0, %<s>1"
/dports/devel/aarch64-none-elf-gcc/gcc-8.4.0/gcc/config/visium/
H A Dvisium.md2275 "fcmpe r0,%f0,%f1"
/dports/devel/riscv64-gcc/gcc-8.3.0/gcc/config/visium/
H A Dvisium.md2275 "fcmpe r0,%f0,%f1"
/dports/devel/riscv32-unknown-elf-gcc/gcc-8.4.0/gcc/config/visium/
H A Dvisium.md2275 "fcmpe r0,%f0,%f1"
/dports/devel/arm-none-eabi-gcc/gcc-8.4.0/gcc/config/visium/
H A Dvisium.md2275 "fcmpe r0,%f0,%f1"
/dports/devel/riscv64-none-elf-gcc/gcc-8.4.0/gcc/config/visium/
H A Dvisium.md2275 "fcmpe r0,%f0,%f1"
/dports/lang/gcc8/gcc-8.5.0/gcc/config/visium/
H A Dvisium.md2275 "fcmpe r0,%f0,%f1"
/dports/lang/gcc12-devel/gcc-12-20211205/gcc/config/visium/
H A Dvisium.md2290 "fcmpe r0,%f0,%f1"
/dports/lang/gcc9/gcc-9.4.0/gcc/config/visium/
H A Dvisium.md2290 "fcmpe r0,%f0,%f1"
/dports/devel/avr-gcc/gcc-10.2.0/gcc/config/visium/
H A Dvisium.md2290 "fcmpe r0,%f0,%f1"
/dports/lang/gcc11-devel/gcc-11-20211009/gcc/config/visium/
H A Dvisium.md2290 "fcmpe r0,%f0,%f1"
/dports/lang/gcc10-devel/gcc-10-20211008/gcc/config/visium/
H A Dvisium.md2290 "fcmpe r0,%f0,%f1"
/dports/lang/gcc9-aux/gcc-9.1.0/gcc/config/visium/
H A Dvisium.md2290 "fcmpe r0,%f0,%f1"
/dports/misc/cxx_atomics_pic/gcc-11.2.0/gcc/config/visium/
H A Dvisium.md2290 "fcmpe r0,%f0,%f1"
/dports/lang/gcc10/gcc-10.3.0/gcc/config/visium/
H A Dvisium.md2290 "fcmpe r0,%f0,%f1"
/dports/lang/gcc9-devel/gcc-9-20211007/gcc/config/visium/
H A Dvisium.md2290 "fcmpe r0,%f0,%f1"
/dports/lang/sbcl/sbcl-1.3.13/src/compiler/arm64/
H A Dinsts.lisp2351 (def-fp-compare fcmpe #b1) unknown
/dports/x11-toolkits/qt5-declarative/kde-qtdeclarative-5.15.2p41/src/3rdparty/masm/assembler/
H A DARM64Assembler.h2292 ALWAYS_INLINE void fcmpe(FPRegisterID vn, FPRegisterID vm) in fcmpe() function
/dports/x11-toolkits/qt5-declarative-test/kde-qtdeclarative-5.15.2p41/src/3rdparty/masm/assembler/
H A DARM64Assembler.h2292 ALWAYS_INLINE void fcmpe(FPRegisterID vn, FPRegisterID vm) in fcmpe() function
/dports/lang/gcc11/gcc-11.2.0/gcc/config/visium/
H A Dvisium.md2290 "fcmpe r0,%f0,%f1"
/dports/misc/mxnet/incubator-mxnet-1.9.0/3rdparty/mkldnn/src/cpu/aarch64/xbyak_aarch64/src/
H A Dxbyak_aarch64_mnemonic.h3174 void CodeGenerator::fcmpe(const SReg &vn, const SReg &vm) { FpComp(0, 0, 0, 0, 16, vn, vm); } function
3176 void CodeGenerator::fcmpe(const SReg &vn, const double imm) { FpComp(0, 0, 0, 0, 24, vn, imm); } function
3178 void CodeGenerator::fcmpe(const DReg &vn, const DReg &vm) { FpComp(0, 0, 1, 0, 16, vn, vm); } function
3180 void CodeGenerator::fcmpe(const DReg &vn, const double imm) { FpComp(0, 0, 1, 0, 24, vn, imm); } function
3182 void CodeGenerator::fcmpe(const HReg &vn, const HReg &vm) { FpComp(0, 0, 3, 0, 16, vn, vm); } function
3184 void CodeGenerator::fcmpe(const HReg &vn, const double imm) { FpComp(0, 0, 3, 0, 24, vn, imm); } function
/dports/math/onednn/oneDNN-2.5.1/src/cpu/aarch64/xbyak_aarch64/src/
H A Dxbyak_aarch64_mnemonic.h3174 void CodeGenerator::fcmpe(const SReg &vn, const SReg &vm) { FpComp(0, 0, 0, 0, 16, vn, vm); } function
3176 void CodeGenerator::fcmpe(const SReg &vn, const double imm) { FpComp(0, 0, 0, 0, 24, vn, imm); } function
3178 void CodeGenerator::fcmpe(const DReg &vn, const DReg &vm) { FpComp(0, 0, 1, 0, 16, vn, vm); } function
3180 void CodeGenerator::fcmpe(const DReg &vn, const double imm) { FpComp(0, 0, 1, 0, 24, vn, imm); } function
3182 void CodeGenerator::fcmpe(const HReg &vn, const HReg &vm) { FpComp(0, 0, 3, 0, 16, vn, vm); } function
3184 void CodeGenerator::fcmpe(const HReg &vn, const double imm) { FpComp(0, 0, 3, 0, 24, vn, imm); } function

1...<<111213