Home
last modified time | relevance | path

Searched refs:fs0 (Results 126 – 150 of 1105) sorted by relevance

12345678910>>...45

/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot/arch/arm/dts/
H A Dstih407-clock.dtsi126 "clk-s-c0-fs0-ch1",
127 "clk-s-c0-fs0-ch2",
128 "clk-s-c0-fs0-ch3";
208 "clk-s-d0-fs0-ch1",
209 "clk-s-d0-fs0-ch2",
210 "clk-s-d0-fs0-ch3";
242 "clk-s-d2-fs0-ch1",
243 "clk-s-d2-fs0-ch2",
244 "clk-s-d2-fs0-ch3";
296 "clk-s-d3-fs0-ch1",
[all …]
H A Dstih410-clock.dtsi131 "clk-s-c0-fs0-ch1",
132 "clk-s-c0-fs0-ch2",
133 "clk-s-c0-fs0-ch3";
227 "clk-s-d0-fs0-ch1",
228 "clk-s-d0-fs0-ch2",
229 "clk-s-d0-fs0-ch3";
263 "clk-s-d2-fs0-ch1",
264 "clk-s-d2-fs0-ch2",
265 "clk-s-d2-fs0-ch3";
317 "clk-s-d3-fs0-ch1",
[all …]
/dports/emulators/qemu-utils/qemu-4.2.1/roms/u-boot/arch/arm/dts/
H A Dstih407-clock.dtsi126 "clk-s-c0-fs0-ch1",
127 "clk-s-c0-fs0-ch2",
128 "clk-s-c0-fs0-ch3";
208 "clk-s-d0-fs0-ch1",
209 "clk-s-d0-fs0-ch2",
210 "clk-s-d0-fs0-ch3";
242 "clk-s-d2-fs0-ch1",
243 "clk-s-d2-fs0-ch2",
244 "clk-s-d2-fs0-ch3";
296 "clk-s-d3-fs0-ch1",
[all …]
H A Dstih410-clock.dtsi131 "clk-s-c0-fs0-ch1",
132 "clk-s-c0-fs0-ch2",
133 "clk-s-c0-fs0-ch3";
227 "clk-s-d0-fs0-ch1",
228 "clk-s-d0-fs0-ch2",
229 "clk-s-d0-fs0-ch3";
263 "clk-s-d2-fs0-ch1",
264 "clk-s-d2-fs0-ch2",
265 "clk-s-d2-fs0-ch3";
317 "clk-s-d3-fs0-ch1",
[all …]
/dports/multimedia/libv4l/linux-5.13-rc2/arch/arm/boot/dts/
H A Dstih418-clock.dtsi106 "clk-s-c0-fs0-ch1",
107 "clk-s-c0-fs0-ch2",
108 "clk-s-c0-fs0-ch3";
213 "clk-s-d0-fs0-ch1",
214 "clk-s-d0-fs0-ch2",
215 "clk-s-d0-fs0-ch3";
249 "clk-s-d2-fs0-ch1",
250 "clk-s-d2-fs0-ch2",
251 "clk-s-d2-fs0-ch3";
304 "clk-s-d3-fs0-ch1",
[all …]
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/u-boot/arch/arm/dts/
H A Dstih407-clock.dtsi126 "clk-s-c0-fs0-ch1",
127 "clk-s-c0-fs0-ch2",
128 "clk-s-c0-fs0-ch3";
208 "clk-s-d0-fs0-ch1",
209 "clk-s-d0-fs0-ch2",
210 "clk-s-d0-fs0-ch3";
242 "clk-s-d2-fs0-ch1",
243 "clk-s-d2-fs0-ch2",
244 "clk-s-d2-fs0-ch3";
296 "clk-s-d3-fs0-ch1",
[all …]
H A Dstih410-clock.dtsi131 "clk-s-c0-fs0-ch1",
132 "clk-s-c0-fs0-ch2",
133 "clk-s-c0-fs0-ch3";
227 "clk-s-d0-fs0-ch1",
228 "clk-s-d0-fs0-ch2",
229 "clk-s-d0-fs0-ch3";
263 "clk-s-d2-fs0-ch1",
264 "clk-s-d2-fs0-ch2",
265 "clk-s-d2-fs0-ch3";
317 "clk-s-d3-fs0-ch1",
[all …]
/dports/emulators/qemu60/qemu-6.0.0/roms/u-boot/arch/arm/dts/
H A Dstih407-clock.dtsi126 "clk-s-c0-fs0-ch1",
127 "clk-s-c0-fs0-ch2",
128 "clk-s-c0-fs0-ch3";
208 "clk-s-d0-fs0-ch1",
209 "clk-s-d0-fs0-ch2",
210 "clk-s-d0-fs0-ch3";
242 "clk-s-d2-fs0-ch1",
243 "clk-s-d2-fs0-ch2",
244 "clk-s-d2-fs0-ch3";
296 "clk-s-d3-fs0-ch1",
[all …]
H A Dstih410-clock.dtsi131 "clk-s-c0-fs0-ch1",
132 "clk-s-c0-fs0-ch2",
133 "clk-s-c0-fs0-ch3";
227 "clk-s-d0-fs0-ch1",
228 "clk-s-d0-fs0-ch2",
229 "clk-s-d0-fs0-ch3";
263 "clk-s-d2-fs0-ch1",
264 "clk-s-d2-fs0-ch2",
265 "clk-s-d2-fs0-ch3";
317 "clk-s-d3-fs0-ch1",
[all …]
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot/arch/arm/dts/
H A Dstih410-clock.dtsi131 "clk-s-c0-fs0-ch1",
132 "clk-s-c0-fs0-ch2",
133 "clk-s-c0-fs0-ch3";
227 "clk-s-d0-fs0-ch1",
228 "clk-s-d0-fs0-ch2",
229 "clk-s-d0-fs0-ch3";
263 "clk-s-d2-fs0-ch1",
264 "clk-s-d2-fs0-ch2",
265 "clk-s-d2-fs0-ch3";
317 "clk-s-d3-fs0-ch1",
[all …]
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/llvm/test/CodeGen/RISCV/
H A Dinline-asm-clobbers.ll27 ; RV32I-NOT: fsw fs0, {{[0-9]+}}(sp)
28 ; RV32I-NOT: fsd fs0, {{[0-9]+}}(sp)
33 ; RV64I-NOT: fsw fs0, {{[0-9]+}}(sp)
34 ; RV64I-NOT: fsd fs0, {{[0-9]+}}(sp)
39 ; RV32IF-NEXT: fsw fs0, {{[0-9]+}}(sp)
45 ; RV64IF-NEXT: fsw fs0, {{[0-9]+}}(sp)
51 ; RV32ID-NEXT: fsd fs0, {{[0-9]+}}(sp)
57 ; RV64ID-NEXT: fsd fs0, {{[0-9]+}}(sp)
/dports/devel/llvm-cheri/llvm-project-37c49ff00e3eadce5d8703fdc4497f28458c64a8/llvm/test/CodeGen/RISCV/
H A Dinline-asm-clobbers.ll27 ; RV32I-NOT: fsw fs0, {{[0-9]+}}(sp)
28 ; RV32I-NOT: fsd fs0, {{[0-9]+}}(sp)
33 ; RV64I-NOT: fsw fs0, {{[0-9]+}}(sp)
34 ; RV64I-NOT: fsd fs0, {{[0-9]+}}(sp)
39 ; RV32IF-NEXT: fsw fs0, {{[0-9]+}}(sp)
45 ; RV64IF-NEXT: fsw fs0, {{[0-9]+}}(sp)
51 ; RV32ID-NEXT: fsd fs0, {{[0-9]+}}(sp)
57 ; RV64ID-NEXT: fsd fs0, {{[0-9]+}}(sp)
/dports/devel/llvm10/llvm-10.0.1.src/test/CodeGen/RISCV/
H A Dinline-asm-clobbers.ll27 ; RV32I-NOT: fsw fs0, {{[0-9]+}}(sp)
28 ; RV32I-NOT: fsd fs0, {{[0-9]+}}(sp)
33 ; RV64I-NOT: fsw fs0, {{[0-9]+}}(sp)
34 ; RV64I-NOT: fsd fs0, {{[0-9]+}}(sp)
39 ; RV32IF-NEXT: fsw fs0, {{[0-9]+}}(sp)
45 ; RV64IF-NEXT: fsw fs0, {{[0-9]+}}(sp)
51 ; RV32ID-NEXT: fsd fs0, {{[0-9]+}}(sp)
57 ; RV64ID-NEXT: fsd fs0, {{[0-9]+}}(sp)
/dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/llvm/test/CodeGen/RISCV/
H A Dinline-asm-clobbers.ll27 ; RV32I-NOT: fsw fs0, {{[0-9]+}}(sp)
28 ; RV32I-NOT: fsd fs0, {{[0-9]+}}(sp)
33 ; RV64I-NOT: fsw fs0, {{[0-9]+}}(sp)
34 ; RV64I-NOT: fsd fs0, {{[0-9]+}}(sp)
39 ; RV32IF-NEXT: fsw fs0, {{[0-9]+}}(sp)
45 ; RV64IF-NEXT: fsw fs0, {{[0-9]+}}(sp)
51 ; RV32ID-NEXT: fsd fs0, {{[0-9]+}}(sp)
57 ; RV64ID-NEXT: fsd fs0, {{[0-9]+}}(sp)
/dports/devel/wasi-libcxx/llvm-project-13.0.1.src/llvm/test/CodeGen/RISCV/
H A Dinline-asm-clobbers.ll27 ; RV32I-NOT: fsw fs0, {{[0-9]+}}(sp)
28 ; RV32I-NOT: fsd fs0, {{[0-9]+}}(sp)
33 ; RV64I-NOT: fsw fs0, {{[0-9]+}}(sp)
34 ; RV64I-NOT: fsd fs0, {{[0-9]+}}(sp)
39 ; RV32IF-NEXT: fsw fs0, {{[0-9]+}}(sp)
45 ; RV64IF-NEXT: fsw fs0, {{[0-9]+}}(sp)
51 ; RV32ID-NEXT: fsd fs0, {{[0-9]+}}(sp)
57 ; RV64ID-NEXT: fsd fs0, {{[0-9]+}}(sp)
/dports/devel/llvm11/llvm-11.0.1.src/test/CodeGen/RISCV/
H A Dinline-asm-clobbers.ll27 ; RV32I-NOT: fsw fs0, {{[0-9]+}}(sp)
28 ; RV32I-NOT: fsd fs0, {{[0-9]+}}(sp)
33 ; RV64I-NOT: fsw fs0, {{[0-9]+}}(sp)
34 ; RV64I-NOT: fsd fs0, {{[0-9]+}}(sp)
39 ; RV32IF-NEXT: fsw fs0, {{[0-9]+}}(sp)
45 ; RV64IF-NEXT: fsw fs0, {{[0-9]+}}(sp)
51 ; RV32ID-NEXT: fsd fs0, {{[0-9]+}}(sp)
57 ; RV64ID-NEXT: fsd fs0, {{[0-9]+}}(sp)
/dports/devel/wasi-compiler-rt13/llvm-project-13.0.1.src/llvm/test/CodeGen/RISCV/
H A Dinline-asm-clobbers.ll27 ; RV32I-NOT: fsw fs0, {{[0-9]+}}(sp)
28 ; RV32I-NOT: fsd fs0, {{[0-9]+}}(sp)
33 ; RV64I-NOT: fsw fs0, {{[0-9]+}}(sp)
34 ; RV64I-NOT: fsd fs0, {{[0-9]+}}(sp)
39 ; RV32IF-NEXT: fsw fs0, {{[0-9]+}}(sp)
45 ; RV64IF-NEXT: fsw fs0, {{[0-9]+}}(sp)
51 ; RV32ID-NEXT: fsd fs0, {{[0-9]+}}(sp)
57 ; RV64ID-NEXT: fsd fs0, {{[0-9]+}}(sp)
/dports/devel/tinygo/tinygo-0.14.1/llvm-project/llvm/test/CodeGen/RISCV/
H A Dinline-asm-clobbers.ll27 ; RV32I-NOT: fsw fs0, {{[0-9]+}}(sp)
28 ; RV32I-NOT: fsd fs0, {{[0-9]+}}(sp)
33 ; RV64I-NOT: fsw fs0, {{[0-9]+}}(sp)
34 ; RV64I-NOT: fsd fs0, {{[0-9]+}}(sp)
39 ; RV32IF-NEXT: fsw fs0, {{[0-9]+}}(sp)
45 ; RV64IF-NEXT: fsw fs0, {{[0-9]+}}(sp)
51 ; RV32ID-NEXT: fsd fs0, {{[0-9]+}}(sp)
57 ; RV64ID-NEXT: fsd fs0, {{[0-9]+}}(sp)
/dports/devel/wasi-compiler-rt12/llvm-project-12.0.1.src/llvm/test/CodeGen/RISCV/
H A Dinline-asm-clobbers.ll27 ; RV32I-NOT: fsw fs0, {{[0-9]+}}(sp)
28 ; RV32I-NOT: fsd fs0, {{[0-9]+}}(sp)
33 ; RV64I-NOT: fsw fs0, {{[0-9]+}}(sp)
34 ; RV64I-NOT: fsd fs0, {{[0-9]+}}(sp)
39 ; RV32IF-NEXT: fsw fs0, {{[0-9]+}}(sp)
45 ; RV64IF-NEXT: fsw fs0, {{[0-9]+}}(sp)
51 ; RV32ID-NEXT: fsd fs0, {{[0-9]+}}(sp)
57 ; RV64ID-NEXT: fsd fs0, {{[0-9]+}}(sp)
/dports/devel/llvm12/llvm-project-12.0.1.src/llvm/test/CodeGen/RISCV/
H A Dinline-asm-clobbers.ll27 ; RV32I-NOT: fsw fs0, {{[0-9]+}}(sp)
28 ; RV32I-NOT: fsd fs0, {{[0-9]+}}(sp)
33 ; RV64I-NOT: fsw fs0, {{[0-9]+}}(sp)
34 ; RV64I-NOT: fsd fs0, {{[0-9]+}}(sp)
39 ; RV32IF-NEXT: fsw fs0, {{[0-9]+}}(sp)
45 ; RV64IF-NEXT: fsw fs0, {{[0-9]+}}(sp)
51 ; RV32ID-NEXT: fsd fs0, {{[0-9]+}}(sp)
57 ; RV64ID-NEXT: fsd fs0, {{[0-9]+}}(sp)
/dports/graphics/llvm-mesa/llvm-13.0.1.src/test/CodeGen/RISCV/
H A Dinline-asm-clobbers.ll27 ; RV32I-NOT: fsw fs0, {{[0-9]+}}(sp)
28 ; RV32I-NOT: fsd fs0, {{[0-9]+}}(sp)
33 ; RV64I-NOT: fsw fs0, {{[0-9]+}}(sp)
34 ; RV64I-NOT: fsd fs0, {{[0-9]+}}(sp)
39 ; RV32IF-NEXT: fsw fs0, {{[0-9]+}}(sp)
45 ; RV64IF-NEXT: fsw fs0, {{[0-9]+}}(sp)
51 ; RV32ID-NEXT: fsd fs0, {{[0-9]+}}(sp)
57 ; RV64ID-NEXT: fsd fs0, {{[0-9]+}}(sp)
/dports/devel/llvm13/llvm-project-13.0.1.src/llvm/test/CodeGen/RISCV/
H A Dinline-asm-clobbers.ll27 ; RV32I-NOT: fsw fs0, {{[0-9]+}}(sp)
28 ; RV32I-NOT: fsd fs0, {{[0-9]+}}(sp)
33 ; RV64I-NOT: fsw fs0, {{[0-9]+}}(sp)
34 ; RV64I-NOT: fsd fs0, {{[0-9]+}}(sp)
39 ; RV32IF-NEXT: fsw fs0, {{[0-9]+}}(sp)
45 ; RV64IF-NEXT: fsw fs0, {{[0-9]+}}(sp)
51 ; RV32ID-NEXT: fsd fs0, {{[0-9]+}}(sp)
57 ; RV64ID-NEXT: fsd fs0, {{[0-9]+}}(sp)
/dports/devel/llvm-cheri/llvm-project-37c49ff00e3eadce5d8703fdc4497f28458c64a8/llvm/test/MC/RISCV/
H A Dcompress-rv32f.s23 flw fs0, 124(s0)
25 # CHECK-ALIAS: flw fs0, 124(s0)
26 # CHECK-INST: c.flw fs0, 124(s0)
28 fsw fs0, 124(s0)
30 # CHECK-ALIAS: fsw fs0, 124(s0)
31 # CHECK-INST: c.fsw fs0, 124(s0)
/dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/llvm/test/MC/RISCV/
H A Dcompress-rv32f.s23 flw fs0, 124(s0)
25 # CHECK-ALIAS: flw fs0, 124(s0)
26 # CHECK-INST: c.flw fs0, 124(s0)
28 fsw fs0, 124(s0)
30 # CHECK-ALIAS: fsw fs0, 124(s0)
31 # CHECK-INST: c.fsw fs0, 124(s0)
/dports/devel/llvm10/llvm-10.0.1.src/test/MC/RISCV/
H A Dcompress-rv32f.s23 flw fs0, 124(s0)
25 # CHECK-ALIAS: flw fs0, 124(s0)
26 # CHECK-INST: c.flw fs0, 124(s0)
28 fsw fs0, 124(s0)
30 # CHECK-ALIAS: fsw fs0, 124(s0)
31 # CHECK-INST: c.fsw fs0, 124(s0)

12345678910>>...45