/dports/sysutils/u-boot-rpi3-32/u-boot-2021.07/arch/arm/cpu/armv7/ls102xa/ |
H A D | cpu.c | 113 static inline void set_pgsection(u32 *page_table, u32 index, u64 phy_addr, in set_pgsection() function 159 set_pgsection(level0_table, 3, 3 * BLOCK_SIZE_L1, MT_NORMAL); in mmu_setup() 160 set_pgsection(level0_table, 2, 2 * BLOCK_SIZE_L1, MT_NORMAL); in mmu_setup() 162 set_pgsection(level0_table, 1, 1 * BLOCK_SIZE_L1, MT_DEVICE_MEM); in mmu_setup() 172 set_pgsection(level1_table, i, in mmu_setup() 179 set_pgsection(level1_table, i, in mmu_setup() 183 set_pgsection(level1_table, i, in mmu_setup()
|
/dports/sysutils/u-boot-sifive-fu540/u-boot-2021.07/arch/arm/cpu/armv7/ls102xa/ |
H A D | cpu.c | 113 static inline void set_pgsection(u32 *page_table, u32 index, u64 phy_addr, in set_pgsection() function 159 set_pgsection(level0_table, 3, 3 * BLOCK_SIZE_L1, MT_NORMAL); in mmu_setup() 160 set_pgsection(level0_table, 2, 2 * BLOCK_SIZE_L1, MT_NORMAL); in mmu_setup() 162 set_pgsection(level0_table, 1, 1 * BLOCK_SIZE_L1, MT_DEVICE_MEM); in mmu_setup() 172 set_pgsection(level1_table, i, in mmu_setup() 179 set_pgsection(level1_table, i, in mmu_setup() 183 set_pgsection(level1_table, i, in mmu_setup()
|
/dports/sysutils/u-boot-rockpro64/u-boot-2021.07/arch/arm/cpu/armv7/ls102xa/ |
H A D | cpu.c | 113 static inline void set_pgsection(u32 *page_table, u32 index, u64 phy_addr, in set_pgsection() function 159 set_pgsection(level0_table, 3, 3 * BLOCK_SIZE_L1, MT_NORMAL); in mmu_setup() 160 set_pgsection(level0_table, 2, 2 * BLOCK_SIZE_L1, MT_NORMAL); in mmu_setup() 162 set_pgsection(level0_table, 1, 1 * BLOCK_SIZE_L1, MT_DEVICE_MEM); in mmu_setup() 172 set_pgsection(level1_table, i, in mmu_setup() 179 set_pgsection(level1_table, i, in mmu_setup() 183 set_pgsection(level1_table, i, in mmu_setup()
|
/dports/emulators/qemu60/qemu-6.0.0/roms/u-boot/arch/arm/cpu/armv7/ls102xa/ |
H A D | cpu.c | 107 static inline void set_pgsection(u32 *page_table, u32 index, u64 phy_addr, in set_pgsection() function 153 set_pgsection(level0_table, 3, 3 * BLOCK_SIZE_L1, MT_NORMAL); in mmu_setup() 154 set_pgsection(level0_table, 2, 2 * BLOCK_SIZE_L1, MT_NORMAL); in mmu_setup() 156 set_pgsection(level0_table, 1, 1 * BLOCK_SIZE_L1, MT_DEVICE_MEM); in mmu_setup() 166 set_pgsection(level1_table, i, in mmu_setup() 173 set_pgsection(level1_table, i, in mmu_setup() 177 set_pgsection(level1_table, i, in mmu_setup()
|
/dports/sysutils/u-boot-rpi-arm64/u-boot-2021.07/arch/arm/cpu/armv7/ls102xa/ |
H A D | cpu.c | 113 static inline void set_pgsection(u32 *page_table, u32 index, u64 phy_addr, in set_pgsection() function 159 set_pgsection(level0_table, 3, 3 * BLOCK_SIZE_L1, MT_NORMAL); in mmu_setup() 160 set_pgsection(level0_table, 2, 2 * BLOCK_SIZE_L1, MT_NORMAL); in mmu_setup() 162 set_pgsection(level0_table, 1, 1 * BLOCK_SIZE_L1, MT_DEVICE_MEM); in mmu_setup() 172 set_pgsection(level1_table, i, in mmu_setup() 179 set_pgsection(level1_table, i, in mmu_setup() 183 set_pgsection(level1_table, i, in mmu_setup()
|
/dports/sysutils/u-boot-qemu-arm/u-boot-2021.07/arch/arm/cpu/armv7/ls102xa/ |
H A D | cpu.c | 113 static inline void set_pgsection(u32 *page_table, u32 index, u64 phy_addr, in set_pgsection() function 159 set_pgsection(level0_table, 3, 3 * BLOCK_SIZE_L1, MT_NORMAL); in mmu_setup() 160 set_pgsection(level0_table, 2, 2 * BLOCK_SIZE_L1, MT_NORMAL); in mmu_setup() 162 set_pgsection(level0_table, 1, 1 * BLOCK_SIZE_L1, MT_DEVICE_MEM); in mmu_setup() 172 set_pgsection(level1_table, i, in mmu_setup() 179 set_pgsection(level1_table, i, in mmu_setup() 183 set_pgsection(level1_table, i, in mmu_setup()
|
/dports/sysutils/u-boot-rpi/u-boot-2021.07/arch/arm/cpu/armv7/ls102xa/ |
H A D | cpu.c | 113 static inline void set_pgsection(u32 *page_table, u32 index, u64 phy_addr, in set_pgsection() function 159 set_pgsection(level0_table, 3, 3 * BLOCK_SIZE_L1, MT_NORMAL); in mmu_setup() 160 set_pgsection(level0_table, 2, 2 * BLOCK_SIZE_L1, MT_NORMAL); in mmu_setup() 162 set_pgsection(level0_table, 1, 1 * BLOCK_SIZE_L1, MT_DEVICE_MEM); in mmu_setup() 172 set_pgsection(level1_table, i, in mmu_setup() 179 set_pgsection(level1_table, i, in mmu_setup() 183 set_pgsection(level1_table, i, in mmu_setup()
|
/dports/sysutils/u-boot-qemu-arm64/u-boot-2021.07/arch/arm/cpu/armv7/ls102xa/ |
H A D | cpu.c | 113 static inline void set_pgsection(u32 *page_table, u32 index, u64 phy_addr, in set_pgsection() function 159 set_pgsection(level0_table, 3, 3 * BLOCK_SIZE_L1, MT_NORMAL); in mmu_setup() 160 set_pgsection(level0_table, 2, 2 * BLOCK_SIZE_L1, MT_NORMAL); in mmu_setup() 162 set_pgsection(level0_table, 1, 1 * BLOCK_SIZE_L1, MT_DEVICE_MEM); in mmu_setup() 172 set_pgsection(level1_table, i, in mmu_setup() 179 set_pgsection(level1_table, i, in mmu_setup() 183 set_pgsection(level1_table, i, in mmu_setup()
|
/dports/sysutils/u-boot-riotboard/u-boot-2021.07/arch/arm/cpu/armv7/ls102xa/ |
H A D | cpu.c | 113 static inline void set_pgsection(u32 *page_table, u32 index, u64 phy_addr, in set_pgsection() function 159 set_pgsection(level0_table, 3, 3 * BLOCK_SIZE_L1, MT_NORMAL); in mmu_setup() 160 set_pgsection(level0_table, 2, 2 * BLOCK_SIZE_L1, MT_NORMAL); in mmu_setup() 162 set_pgsection(level0_table, 1, 1 * BLOCK_SIZE_L1, MT_DEVICE_MEM); in mmu_setup() 172 set_pgsection(level1_table, i, in mmu_setup() 179 set_pgsection(level1_table, i, in mmu_setup() 183 set_pgsection(level1_table, i, in mmu_setup()
|
/dports/sysutils/u-boot-rock-pi-4/u-boot-2021.07/arch/arm/cpu/armv7/ls102xa/ |
H A D | cpu.c | 113 static inline void set_pgsection(u32 *page_table, u32 index, u64 phy_addr, in set_pgsection() function 159 set_pgsection(level0_table, 3, 3 * BLOCK_SIZE_L1, MT_NORMAL); in mmu_setup() 160 set_pgsection(level0_table, 2, 2 * BLOCK_SIZE_L1, MT_NORMAL); in mmu_setup() 162 set_pgsection(level0_table, 1, 1 * BLOCK_SIZE_L1, MT_DEVICE_MEM); in mmu_setup() 172 set_pgsection(level1_table, i, in mmu_setup() 179 set_pgsection(level1_table, i, in mmu_setup() 183 set_pgsection(level1_table, i, in mmu_setup()
|
/dports/sysutils/u-boot-rpi2/u-boot-2021.07/arch/arm/cpu/armv7/ls102xa/ |
H A D | cpu.c | 113 static inline void set_pgsection(u32 *page_table, u32 index, u64 phy_addr, in set_pgsection() function 159 set_pgsection(level0_table, 3, 3 * BLOCK_SIZE_L1, MT_NORMAL); in mmu_setup() 160 set_pgsection(level0_table, 2, 2 * BLOCK_SIZE_L1, MT_NORMAL); in mmu_setup() 162 set_pgsection(level0_table, 1, 1 * BLOCK_SIZE_L1, MT_DEVICE_MEM); in mmu_setup() 172 set_pgsection(level1_table, i, in mmu_setup() 179 set_pgsection(level1_table, i, in mmu_setup() 183 set_pgsection(level1_table, i, in mmu_setup()
|
/dports/sysutils/u-boot-rock64/u-boot-2021.07/arch/arm/cpu/armv7/ls102xa/ |
H A D | cpu.c | 113 static inline void set_pgsection(u32 *page_table, u32 index, u64 phy_addr, in set_pgsection() function 159 set_pgsection(level0_table, 3, 3 * BLOCK_SIZE_L1, MT_NORMAL); in mmu_setup() 160 set_pgsection(level0_table, 2, 2 * BLOCK_SIZE_L1, MT_NORMAL); in mmu_setup() 162 set_pgsection(level0_table, 1, 1 * BLOCK_SIZE_L1, MT_DEVICE_MEM); in mmu_setup() 172 set_pgsection(level1_table, i, in mmu_setup() 179 set_pgsection(level1_table, i, in mmu_setup() 183 set_pgsection(level1_table, i, in mmu_setup()
|
/dports/sysutils/u-boot-rpi3/u-boot-2021.07/arch/arm/cpu/armv7/ls102xa/ |
H A D | cpu.c | 113 static inline void set_pgsection(u32 *page_table, u32 index, u64 phy_addr, in set_pgsection() function 159 set_pgsection(level0_table, 3, 3 * BLOCK_SIZE_L1, MT_NORMAL); in mmu_setup() 160 set_pgsection(level0_table, 2, 2 * BLOCK_SIZE_L1, MT_NORMAL); in mmu_setup() 162 set_pgsection(level0_table, 1, 1 * BLOCK_SIZE_L1, MT_DEVICE_MEM); in mmu_setup() 172 set_pgsection(level1_table, i, in mmu_setup() 179 set_pgsection(level1_table, i, in mmu_setup() 183 set_pgsection(level1_table, i, in mmu_setup()
|