/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/vc4/ |
H A D | vc4_validate_shaders.c | 157 int tmu) in record_texture_sample() argument 170 &validation_state->tmu_setup[tmu], in record_texture_sample() 177 validation_state->tmu_setup[tmu].p_offset[i] = ~0; in record_texture_sample() 193 int tmu = waddr > QPU_W_TMU0_B; in check_tmu_write() local 236 validation_state->tmu_setup[tmu].p_offset[1] = in check_tmu_write() 255 if (validation_state->tmu_write_count[tmu] >= 4) { in check_tmu_write() 257 tmu); in check_tmu_write() 260 validation_state->tmu_setup[tmu].p_offset[validation_state->tmu_write_count[tmu]] = in check_tmu_write() 262 validation_state->tmu_write_count[tmu]++; in check_tmu_write() 277 validation_state, tmu)) { in check_tmu_write() [all …]
|
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/vc4/ |
H A D | vc4_validate_shaders.c | 157 int tmu) in record_texture_sample() argument 170 &validation_state->tmu_setup[tmu], in record_texture_sample() 177 validation_state->tmu_setup[tmu].p_offset[i] = ~0; in record_texture_sample() 193 int tmu = waddr > QPU_W_TMU0_B; in check_tmu_write() local 236 validation_state->tmu_setup[tmu].p_offset[1] = in check_tmu_write() 255 if (validation_state->tmu_write_count[tmu] >= 4) { in check_tmu_write() 257 tmu); in check_tmu_write() 260 validation_state->tmu_setup[tmu].p_offset[validation_state->tmu_write_count[tmu]] = in check_tmu_write() 262 validation_state->tmu_write_count[tmu]++; in check_tmu_write() 277 validation_state, tmu)) { in check_tmu_write() [all …]
|
/dports/graphics/libosmesa/mesa-21.3.6/src/gallium/drivers/vc4/kernel/ |
H A D | vc4_validate_shaders.c | 153 int tmu) in record_texture_sample() argument 166 &validation_state->tmu_setup[tmu], in record_texture_sample() 173 validation_state->tmu_setup[tmu].p_offset[i] = ~0; in record_texture_sample() 189 int tmu = waddr > QPU_W_TMU0_B; in check_tmu_write() local 232 validation_state->tmu_setup[tmu].p_offset[1] = in check_tmu_write() 251 if (validation_state->tmu_write_count[tmu] >= 4) { in check_tmu_write() 253 tmu); in check_tmu_write() 256 validation_state->tmu_setup[tmu].p_offset[validation_state->tmu_write_count[tmu]] = in check_tmu_write() 258 validation_state->tmu_write_count[tmu]++; in check_tmu_write() 273 validation_state, tmu)) { in check_tmu_write() [all …]
|
/dports/graphics/libosmesa-gallium/mesa-21.3.6/src/gallium/drivers/vc4/kernel/ |
H A D | vc4_validate_shaders.c | 153 int tmu) in record_texture_sample() argument 166 &validation_state->tmu_setup[tmu], in record_texture_sample() 173 validation_state->tmu_setup[tmu].p_offset[i] = ~0; in record_texture_sample() 189 int tmu = waddr > QPU_W_TMU0_B; in check_tmu_write() local 232 validation_state->tmu_setup[tmu].p_offset[1] = in check_tmu_write() 251 if (validation_state->tmu_write_count[tmu] >= 4) { in check_tmu_write() 253 tmu); in check_tmu_write() 256 validation_state->tmu_setup[tmu].p_offset[validation_state->tmu_write_count[tmu]] = in check_tmu_write() 258 validation_state->tmu_write_count[tmu]++; in check_tmu_write() 273 validation_state, tmu)) { in check_tmu_write() [all …]
|
/dports/graphics/mesa-libs/mesa-21.3.6/src/gallium/drivers/vc4/kernel/ |
H A D | vc4_validate_shaders.c | 153 int tmu) in record_texture_sample() argument 166 &validation_state->tmu_setup[tmu], in record_texture_sample() 173 validation_state->tmu_setup[tmu].p_offset[i] = ~0; in record_texture_sample() 189 int tmu = waddr > QPU_W_TMU0_B; in check_tmu_write() local 232 validation_state->tmu_setup[tmu].p_offset[1] = in check_tmu_write() 251 if (validation_state->tmu_write_count[tmu] >= 4) { in check_tmu_write() 253 tmu); in check_tmu_write() 256 validation_state->tmu_setup[tmu].p_offset[validation_state->tmu_write_count[tmu]] = in check_tmu_write() 258 validation_state->tmu_write_count[tmu]++; in check_tmu_write() 273 validation_state, tmu)) { in check_tmu_write() [all …]
|
/dports/graphics/mesa-dri-gallium/mesa-21.3.6/src/gallium/drivers/vc4/kernel/ |
H A D | vc4_validate_shaders.c | 153 int tmu) in record_texture_sample() argument 166 &validation_state->tmu_setup[tmu], in record_texture_sample() 173 validation_state->tmu_setup[tmu].p_offset[i] = ~0; in record_texture_sample() 189 int tmu = waddr > QPU_W_TMU0_B; in check_tmu_write() local 232 validation_state->tmu_setup[tmu].p_offset[1] = in check_tmu_write() 251 if (validation_state->tmu_write_count[tmu] >= 4) { in check_tmu_write() 253 tmu); in check_tmu_write() 256 validation_state->tmu_setup[tmu].p_offset[validation_state->tmu_write_count[tmu]] = in check_tmu_write() 258 validation_state->tmu_write_count[tmu]++; in check_tmu_write() 273 validation_state, tmu)) { in check_tmu_write() [all …]
|
/dports/graphics/mesa-gallium-va/mesa-21.3.6/src/gallium/drivers/vc4/kernel/ |
H A D | vc4_validate_shaders.c | 153 int tmu) in record_texture_sample() argument 166 &validation_state->tmu_setup[tmu], in record_texture_sample() 173 validation_state->tmu_setup[tmu].p_offset[i] = ~0; in record_texture_sample() 189 int tmu = waddr > QPU_W_TMU0_B; in check_tmu_write() local 232 validation_state->tmu_setup[tmu].p_offset[1] = in check_tmu_write() 251 if (validation_state->tmu_write_count[tmu] >= 4) { in check_tmu_write() 253 tmu); in check_tmu_write() 256 validation_state->tmu_setup[tmu].p_offset[validation_state->tmu_write_count[tmu]] = in check_tmu_write() 258 validation_state->tmu_write_count[tmu]++; in check_tmu_write() 273 validation_state, tmu)) { in check_tmu_write() [all …]
|
/dports/graphics/mesa-gallium-vdpau/mesa-21.3.6/src/gallium/drivers/vc4/kernel/ |
H A D | vc4_validate_shaders.c | 153 int tmu) in record_texture_sample() argument 166 &validation_state->tmu_setup[tmu], in record_texture_sample() 173 validation_state->tmu_setup[tmu].p_offset[i] = ~0; in record_texture_sample() 189 int tmu = waddr > QPU_W_TMU0_B; in check_tmu_write() local 232 validation_state->tmu_setup[tmu].p_offset[1] = in check_tmu_write() 251 if (validation_state->tmu_write_count[tmu] >= 4) { in check_tmu_write() 253 tmu); in check_tmu_write() 256 validation_state->tmu_setup[tmu].p_offset[validation_state->tmu_write_count[tmu]] = in check_tmu_write() 258 validation_state->tmu_write_count[tmu]++; in check_tmu_write() 273 validation_state, tmu)) { in check_tmu_write() [all …]
|
/dports/graphics/mesa-gallium-xa/mesa-21.3.6/src/gallium/drivers/vc4/kernel/ |
H A D | vc4_validate_shaders.c | 153 int tmu) in record_texture_sample() argument 166 &validation_state->tmu_setup[tmu], in record_texture_sample() 173 validation_state->tmu_setup[tmu].p_offset[i] = ~0; in record_texture_sample() 189 int tmu = waddr > QPU_W_TMU0_B; in check_tmu_write() local 232 validation_state->tmu_setup[tmu].p_offset[1] = in check_tmu_write() 251 if (validation_state->tmu_write_count[tmu] >= 4) { in check_tmu_write() 253 tmu); in check_tmu_write() 256 validation_state->tmu_setup[tmu].p_offset[validation_state->tmu_write_count[tmu]] = in check_tmu_write() 258 validation_state->tmu_write_count[tmu]++; in check_tmu_write() 273 validation_state, tmu)) { in check_tmu_write() [all …]
|
/dports/graphics/mesa-devel/mesa-22.0-branchpoint-2059-ge8a63cf61ec/src/gallium/drivers/vc4/kernel/ |
H A D | vc4_validate_shaders.c | 153 int tmu) in record_texture_sample() argument 166 &validation_state->tmu_setup[tmu], in record_texture_sample() 173 validation_state->tmu_setup[tmu].p_offset[i] = ~0; in record_texture_sample() 189 int tmu = waddr > QPU_W_TMU0_B; in check_tmu_write() local 232 validation_state->tmu_setup[tmu].p_offset[1] = in check_tmu_write() 251 if (validation_state->tmu_write_count[tmu] >= 4) { in check_tmu_write() 253 tmu); in check_tmu_write() 256 validation_state->tmu_setup[tmu].p_offset[validation_state->tmu_write_count[tmu]] = in check_tmu_write() 258 validation_state->tmu_write_count[tmu]++; in check_tmu_write() 273 validation_state, tmu)) { in check_tmu_write() [all …]
|
/dports/graphics/mesa-dri-classic/mesa-20.2.3/src/gallium/drivers/vc4/kernel/ |
H A D | vc4_validate_shaders.c | 153 int tmu) in record_texture_sample() argument 166 &validation_state->tmu_setup[tmu], in record_texture_sample() 173 validation_state->tmu_setup[tmu].p_offset[i] = ~0; in record_texture_sample() 189 int tmu = waddr > QPU_W_TMU0_B; in check_tmu_write() local 232 validation_state->tmu_setup[tmu].p_offset[1] = in check_tmu_write() 251 if (validation_state->tmu_write_count[tmu] >= 4) { in check_tmu_write() 253 tmu); in check_tmu_write() 256 validation_state->tmu_setup[tmu].p_offset[validation_state->tmu_write_count[tmu]] = in check_tmu_write() 258 validation_state->tmu_write_count[tmu]++; in check_tmu_write() 273 validation_state, tmu)) { in check_tmu_write() [all …]
|
/dports/graphics/mesa-dri/mesa-21.3.6/src/gallium/drivers/vc4/kernel/ |
H A D | vc4_validate_shaders.c | 153 int tmu) in record_texture_sample() argument 166 &validation_state->tmu_setup[tmu], in record_texture_sample() 173 validation_state->tmu_setup[tmu].p_offset[i] = ~0; in record_texture_sample() 189 int tmu = waddr > QPU_W_TMU0_B; in check_tmu_write() local 232 validation_state->tmu_setup[tmu].p_offset[1] = in check_tmu_write() 251 if (validation_state->tmu_write_count[tmu] >= 4) { in check_tmu_write() 253 tmu); in check_tmu_write() 256 validation_state->tmu_setup[tmu].p_offset[validation_state->tmu_write_count[tmu]] = in check_tmu_write() 258 validation_state->tmu_write_count[tmu]++; in check_tmu_write() 273 validation_state, tmu)) { in check_tmu_write() [all …]
|
/dports/science/nwchem/nwchem-7b21660b82ebd85ef659f6fba7e1e73433b0bd0a/src/nwdft/dftgrad/ |
H A D | dftg_beckew.F | 37 double precision tmu, tmu1 158 tmu = tfac*(1.D0-nu*nu) 166 tmu = tmu*(1.D0-nu*nu) 174 tmu = tmu*(1.D0-nu*nu) 185 tmu = tmu/sk 200 tmu1=tmu*p(n,A)
|
H A D | dftg_gridssw.F | 164 double precision dskdmu1,tmu,tmu1 264 tmu=0d0 271 tmu = dskdmu1*dmu1dmu 274 tmu=0d0 279 if(abs(sk).gt.toll.and.abs(tmu).gt.0d0) then 293 tmu1=tmu*p(A)/sk
|
/dports/science/nwchem-data/nwchem-7.0.2-release/src/nwdft/dftgrad/ |
H A D | dftg_beckew.F | 37 double precision tmu, tmu1 158 tmu = tfac*(1.D0-nu*nu) 166 tmu = tmu*(1.D0-nu*nu) 174 tmu = tmu*(1.D0-nu*nu) 185 tmu = tmu/sk 200 tmu1=tmu*p(n,A)
|
H A D | dftg_gridssw.F | 44 double precision tmu, tmu1,mu1,dmu1dmu,dskdmu1,asqrtpi 217 tmu=0d0 224 tmu = dskdmu1*dmu1dmu 227 tmu=0d0 232 if(abs(sk).gt.toll.and.abs(tmu).gt.0d0) then 246 tmu1=tmu*p(A)/sk
|
/dports/games/libretro-paralleln64/parallel-n64-6e26fbb/glide2gl/src/Glide64/ |
H A D | Framebuffer_glide64.c | 427 int tmu, filter; in SetupFBtoScreenCombiner() local 431 tmu = GR_TMU0; in SetupFBtoScreenCombiner() 451 tmu = GR_TMU1; in SetupFBtoScreenCombiner() 504 return tmu; in SetupFBtoScreenCombiner() 511 int tmu; in DrawDepthBufferToScreen256() local 576 int tmu; in DrawDepthBufferToScreen() local 624 grTexSource (tmu, in DrawDepthBufferToScreen() 660 int tmu; in DrawRE2Video256() local 693 grTexSource (tmu, in DrawRE2Video256() 708 int tmu; in DrawFrameBufferToScreen256() local [all …]
|
H A D | TexCache.c | 57 int GetTexAddrUMA(int tmu, int texsize); 58 static void LoadTex (int id, int tmu); 87 int tmu; member 99 node->tmu = tmu; in AddToList() 103 rdp.n_cached[tmu] ++; in AddToList() 104 rdp.n_cached[tmu^1] = rdp.n_cached[tmu]; in AddToList() 682 const int tmu = tmu_v[i]; in TexCache() local 684 if (tmu >= NUM_TMU) in TexCache() 780 AddToList (&cachelut[cache->crc>>16], cache->crc, (uintptr_t)(cache), tmu, rdp.n_cached[tmu]); in LoadTex() 1703 LoadTex (id, tmu); in LoadTex() [all …]
|
/dports/games/libretro-paralleln64/parallel-n64-6e26fbb/glide2gl/src/Glitch64/ |
H A D | glide.h | 459 #define grTexMaxAddress(tmu) ((TMU_SIZE * 2) - 1) argument 461 void grTexSource( int32_t tmu, 468 int32_t tmu, 476 int32_t tmu, 486 int32_t tmu, 492 void grTexMipMapMode( int32_t tmu, 625 grTexColorCombineExt(int32_t tmu, 633 grTexAlphaCombineExt(int32_t tmu, 657 extern void grTexChromaRangeExt(int32_t tmu, uint32_t color0, uint32_t color1, int32_t mode); 658 extern void grTexChromaModeExt(int32_t tmu, int32_t mode);
|
H A D | glitch64_textures.c | 360 void grTexSource( int32_t tmu, in grTexSource() argument 369 unsigned index = (tmu == GR_TMU1) ? 0 : 1; in grTexSource() 371 glActiveTexture((tmu == GR_TMU1) ? GL_TEXTURE0 : GL_TEXTURE1); in grTexSource() 413 int32_t tmu, in grTexDetailControl() argument 432 int32_t tmu, in grTexFilterClampMode() argument 442 if (tmu == GR_TMU1) in grTexFilterClampMode()
|
/dports/games/cake/cake_src/cake/ |
H A D | render.cpp | 1652 if (buffer[tmu].st_content != l->tcGen || buffer[tmu].st_content == -1) in SetTextureCoordinates() 1654 buffer[tmu].st_content = l->tcGen; in SetTextureCoordinates() 1759 buffer[tmu].st[i<<1] = d3; in SetTextureCoordinates() 1763 buffer[tmu].st[i<<1] = 0.0f; in SetTextureCoordinates() 1850 buffer[tmu].st[i<<1] = d3; in SetTextureCoordinates() 1888 st = buffer[tmu].st; in SetTextureCoordinates() 2023 buffer[tmu].c_content = -1; in SetVertexColors() 2026 buffer[tmu].c[(i<<2) ] = c; in SetVertexColors() 2027 buffer[tmu].c[(i<<2)+1] = c; in SetVertexColors() 2028 buffer[tmu].c[(i<<2)+2] = c; in SetVertexColors() [all …]
|
/dports/games/dhewm3/dhewm3-1.5.1/neo/renderer/ |
H A D | tr_backend.cpp | 174 tmu_t *tmu; in GL_TexEnv() local 176 tmu = &backEnd.glState.tmu[backEnd.glState.currenttmu]; in GL_TexEnv() 177 if ( env == tmu->texEnv ) { in GL_TexEnv() 181 tmu->texEnv = env; in GL_TexEnv() 622 backEnd.glState.tmu[0].current2DMap = -1; in RB_ExecuteBackEndCommands()
|
/dports/multimedia/libv4l/linux-5.13-rc2/arch/arm/boot/dts/ |
H A D | exynos5410.dtsi | 90 tmu_cpu0: tmu@10060000 { 91 compatible = "samsung,exynos5420-tmu"; 99 tmu_cpu1: tmu@10064000 { 100 compatible = "samsung,exynos5420-tmu"; 108 tmu_cpu2: tmu@10068000 { 109 compatible = "samsung,exynos5420-tmu"; 117 tmu_cpu3: tmu@1006c000 { 118 compatible = "samsung,exynos5420-tmu";
|
/dports/multimedia/v4l-utils/linux-5.13-rc2/arch/arm/boot/dts/ |
H A D | exynos5410.dtsi | 90 tmu_cpu0: tmu@10060000 { 91 compatible = "samsung,exynos5420-tmu"; 99 tmu_cpu1: tmu@10064000 { 100 compatible = "samsung,exynos5420-tmu"; 108 tmu_cpu2: tmu@10068000 { 109 compatible = "samsung,exynos5420-tmu"; 117 tmu_cpu3: tmu@1006c000 { 118 compatible = "samsung,exynos5420-tmu";
|
/dports/multimedia/v4l_compat/linux-5.13-rc2/arch/arm/boot/dts/ |
H A D | exynos5410.dtsi | 90 tmu_cpu0: tmu@10060000 { 91 compatible = "samsung,exynos5420-tmu"; 99 tmu_cpu1: tmu@10064000 { 100 compatible = "samsung,exynos5420-tmu"; 108 tmu_cpu2: tmu@10068000 { 109 compatible = "samsung,exynos5420-tmu"; 117 tmu_cpu3: tmu@1006c000 { 118 compatible = "samsung,exynos5420-tmu";
|