/dports/emulators/simh/simh-3.9.0_5/AltairZ80/ |
H A D | s100_scp300f.c | 150 sim_debug(VERBOSE_MSG, &scp300f_dev, "SCP300F: Reset.\n"); in scp300f_reset() 320 …sim_debug(ROM_MSG, &scp300f_dev, "SCP300F: " ADDRESS_FORMAT " WR ROM[0x%05x]: Cannot write to ROM.… in scp300f_mem() 376 …sim_debug(UART_MSG, &scp300f_dev, "SCP300F: " ADDRESS_FORMAT " 9513 DATA RD[%02x]: not implemented… in SCP300F_Read() 379 …sim_debug(UART_MSG, &scp300f_dev, "SCP300F: " ADDRESS_FORMAT " 9513 STAT RD[%02x]: not implemented… in SCP300F_Read() 386 …sim_debug(UART_MSG, &scp300f_dev, "SCP300F: " ADDRESS_FORMAT " PIO DATA RD[%02x]: not implemented.… in SCP300F_Read() 389 …sim_debug(UART_MSG, &scp300f_dev, "SCP300F: " ADDRESS_FORMAT " PIO STATUS RD[%02x]: not implemente… in SCP300F_Read() 392 …sim_debug(ROM_MSG, &scp300f_dev, "SCP300F: " ADDRESS_FORMAT " EPROM DIS RD: EPROM Disabled.\n", PC… in SCP300F_Read() 397 …sim_debug(VERBOSE_MSG, &scp300f_dev, "SCP300F: " ADDRESS_FORMAT " RD: Sense Switch=0x%02x\n", PCX,… in SCP300F_Read() 400 …sim_debug(VERBOSE_MSG, &scp300f_dev, "SCP300F: " ADDRESS_FORMAT " RD[%02x]: not Implemented.\n", P… in SCP300F_Read() 437 …sim_debug(ROM_MSG, &scp300f_dev, "SCP300F: " ADDRESS_FORMAT " EPROM DIS WR: EPROM Disabled.\n", PC… in SCP300F_Write() [all …]
|
H A D | s100_if3.c | 152 sim_debug(ERROR_MSG, &if3_dev, "IF3[%d]: not enabled.\n", uptr->u3); in set_if3_connect() 157 sim_debug((RXIRQ_MSG|TXIRQ_MSG), &if3_dev, "IF3[%d]: IRQ polling started...\n", uptr->u3); in set_if3_connect() 160 sim_debug((RXIRQ_MSG|TXIRQ_MSG), &if3_dev, "IF3[%d]: IRQ polling stopped.\n", uptr->u3); in set_if3_connect() 188 sim_debug((RXIRQ_MSG|TXIRQ_MSG), &if3_dev, "IF3[%d]: IRQ polling started...\n", i); in if3_reset() 245 …sim_debug(TXIRQ_MSG, &if3_dev, "IF3[%d]: " ADDRESS_FORMAT " RD UART TISR=0x%02x\n", if3_board, PCX… in IF3_Read() 250 …sim_debug(RXIRQ_MSG, &if3_dev, "IF3[%d]: " ADDRESS_FORMAT " RD UART RISR=0x%02x\n", if3_board, PC… in IF3_Read() 256 …sim_debug(USER_MSG, &if3_dev, "IF3[%d]: " ADDRESS_FORMAT " Cannot read UART_SEL\n", if3_board, PCX… in IF3_Read() 289 …sim_debug(TXIRQ_MSG, &if3_dev, "IF3[%d]: " ADDRESS_FORMAT " WR UART TIMR=0x%02x\n", if3_board, PCX… in IF3_Write() 293 …sim_debug(RXIRQ_MSG, &if3_dev, "IF3[%d]: " ADDRESS_FORMAT " WR UART RIMR=0x%02x\n", if3_board, PCX… in IF3_Write() 327 …sim_debug(RXIRQ_MSG, &if3_dev, "IF3[%d]: " ADDRESS_FORMAT " Rx IRQ Pending: 0x%02x\n", board, PCX,… in if3_svc() [all …]
|
H A D | n8vem.c | 164 sim_debug(VERBOSE_MSG, &n8vem_dev, "N8VEM: Reset.\n"); in n8vem_reset() 195 sim_debug(VERBOSE_MSG, &n8vem_dev, "N8VEM: Boot.\n"); in n8vem_boot() 225 sim_debug(VERBOSE_MSG, &n8vem_dev, "N8VEM: Attach %s.\n", i == 0 ? "ROM" : "RAM"); in n8vem_attach() 269 sim_debug(VERBOSE_MSG, &n8vem_dev, "N8VEM: Detach %s.\n", i == 0 ? "ROM" : "RAM"); in n8vem_detach() 386 sim_debug(PIO_MSG, &n8vem_dev, "N8VEM: " ADDRESS_FORMAT " RD: PIO1A\n", PCX); in N8VEM_Read() 390 sim_debug(PIO_MSG, &n8vem_dev, "N8VEM: " ADDRESS_FORMAT " RD: PIO1B\n", PCX); in N8VEM_Read() 394 sim_debug(PIO_MSG, &n8vem_dev, "N8VEM: " ADDRESS_FORMAT " RD: PIO1C\n", PCX); in N8VEM_Read() 398 sim_debug(PIO_MSG, &n8vem_dev, "N8VEM: " ADDRESS_FORMAT " RD: PIO1CTRL\n", PCX); in N8VEM_Read() 441 … sim_debug(PIO_MSG, &n8vem_dev, "N8VEM: " ADDRESS_FORMAT " WR: PIO1A=0x%02x\n", PCX, cData); in N8VEM_Write() 445 … sim_debug(PIO_MSG, &n8vem_dev, "N8VEM: " ADDRESS_FORMAT " WR: PIO1B=0x%02x\n", PCX, cData); in N8VEM_Write() [all …]
|
H A D | s100_adcs6.c | 397 sim_debug(DRIVE_MSG, &adcs6_dev, "ADCS6: Motor OFF\n"); in adcs6_svc() 507 sim_debug(ERROR_MSG, &adcs6_dev, "ADCS6: " ADDRESS_FORMAT in adcs6rom() 554 sim_debug(DRIVE_MSG, &adcs6_dev, "ADCS6: " ADDRESS_FORMAT in adcs6_control() 573 sim_debug(DMA_MSG, &adcs6_dev, "ADCS6: " ADDRESS_FORMAT in adcs6_dma() 577 sim_debug(DMA_MSG, &adcs6_dev, "ADCS6: " ADDRESS_FORMAT in adcs6_dma() 590 sim_debug(VERBOSE_MSG, &adcs6_dev, "ADCS6: " ADDRESS_FORMAT in adcs6_timer() 594 sim_debug(VERBOSE_MSG, &adcs6_dev, "ADCS6: " ADDRESS_FORMAT in adcs6_timer() 613 sim_debug(ERROR_MSG, &adcs6_dev, "ADCS6: " ADDRESS_FORMAT in adcs6_timer() 644 sim_debug(ERROR_MSG, &adcs6_dev, "ADCS6: " ADDRESS_FORMAT in adcs6_timer() 680 sim_debug(ERROR_MSG, &adcs6_dev, "ADCS6: " ADDRESS_FORMAT in adcs6_banksel() [all …]
|
H A D | s100_ss1.c | 319 sim_debug(PIC_MSG, &ss1_dev, "SS1: " ADDRESS_FORMAT in SS1_Read() 325 sim_debug(TC_MSG, &ss1_dev, "SS1: " ADDRESS_FORMAT in SS1_Read() 333 sim_debug(TC_MSG, &ss1_dev, "SS1: " ADDRESS_FORMAT in SS1_Read() 338 sim_debug(MATH_MSG, &ss1_dev, "SS1: " ADDRESS_FORMAT in SS1_Read() 343 sim_debug(RTC_MSG, &ss1_dev, "SS1: " ADDRESS_FORMAT in SS1_Read() 395 sim_debug(RTC_MSG, &ss1_dev, "SS1: " ADDRESS_FORMAT in SS1_Read() 401 sim_debug(UART_MSG, &ss1_dev, "SS1: " ADDRESS_FORMAT in SS1_Read() 477 sim_debug(TC_MSG, &ss1_dev, "SS1: " ADDRESS_FORMAT in SS1_Write() 517 sim_debug(TC_MSG, &ss1_dev, "SS1: " ADDRESS_FORMAT in SS1_Write() 530 sim_debug(RTC_MSG, &ss1_dev, "SS1: " ADDRESS_FORMAT in SS1_Write() [all …]
|
H A D | wd179x.c | 280 sim_debug(ERROR_MSG, &wd179x_dev, "WD179X: " ADDRESS_FORMAT in wd179x_external_restore() 288 sim_debug(ERROR_MSG, &wd179x_dev, "WD179X: " ADDRESS_FORMAT in wd179x_external_restore() 293 sim_debug(SEEK_MSG, &wd179x_dev, "WD179X[%d]: " ADDRESS_FORMAT in wd179x_external_restore() 478 sim_debug(STATUS_MSG, &wd179x_dev, "WD179X: " ADDRESS_FORMAT in WD179X_Read() 484 sim_debug(STATUS_MSG, &wd179x_dev, "WD179X: " ADDRESS_FORMAT in WD179X_Read() 489 sim_debug(STATUS_MSG, &wd179x_dev, "WD179X: " ADDRESS_FORMAT in WD179X_Read() 906 sim_debug(SEEK_MSG, &wd179x_dev, "FAILED\n"); in Do1793Command() 910 sim_debug(SEEK_MSG, &wd179x_dev, "NOT FOUND\n"); in Do1793Command() 912 sim_debug(SEEK_MSG, &wd179x_dev, "Ok\n"); in Do1793Command() 970 sim_debug(STATUS_MSG, &wd179x_dev, "WD179X: " ADDRESS_FORMAT in WD179X_Write() [all …]
|
H A D | s100_hdc1001.c | 368 sim_debug(VERBOSE_MSG, &hdc1001_dev, "HDC1001: " ADDRESS_FORMAT in HDC1001_Write() 375 sim_debug(CMD_MSG, &hdc1001_dev, "HDC1001[%d]: Command=%d, T:%d/H:%d/S:%d N=%d\n", in HDC1001_Write() 392 sim_debug(VERBOSE_MSG, &hdc1001_dev, "HDC1001: " ADDRESS_FORMAT in HDC1001_Read() 434 sim_debug(VERBOSE_MSG, &hdc1001_dev, " Mode: 0x%02x\n", hdc1001_info->mode); 435 … sim_debug(VERBOSE_MSG, &hdc1001_dev, " # Retries: 0x%02x\n", hdc1001_info->retries); 436 … sim_debug(VERBOSE_MSG, &hdc1001_dev, " # Drives: 0x%02x\n", hdc1001_info->ndrives); 454 sim_debug(VERBOSE_MSG, &hdc1001_dev, " Sectsize: %d\n", pDrive->sectsize); 455 sim_debug(VERBOSE_MSG, &hdc1001_dev, " Sectors: %d\n", pDrive->nsectors); 456 sim_debug(VERBOSE_MSG, &hdc1001_dev, " Heads: %d\n", pDrive->nheads); 457 sim_debug(VERBOSE_MSG, &hdc1001_dev, " Tracks: %d\n", pDrive->ntracks); [all …]
|
H A D | s100_disk3.c | 383 sim_debug(VERBOSE_MSG, &disk3_dev, "DISK3: " ADDRESS_FORMAT in disk3dev() 432 sim_debug(VERBOSE_MSG, &disk3_dev, "DISK3[%d]: " ADDRESS_FORMAT in DISK3_Write() 438 sim_debug(CMD_MSG, &disk3_dev, "DISK3[%d]: " ADDRESS_FORMAT in DISK3_Write() 457 sim_debug(CMD_MSG, &disk3_dev, "DISK3[%d]: " ADDRESS_FORMAT in DISK3_Write() 479 sim_debug(SEEK_MSG, &disk3_dev, "DISK3[%d]: " ADDRESS_FORMAT in DISK3_Write() 487 sim_debug(ERROR_MSG, &disk3_dev, "DISK3[%d]: " ADDRESS_FORMAT in DISK3_Write() 492 sim_debug(SEEK_MSG, &disk3_dev, "DISK3[%d]: " ADDRESS_FORMAT in DISK3_Write() 498 sim_debug(CMD_MSG, &disk3_dev, "DISK3[%d]: " ADDRESS_FORMAT in DISK3_Write() 596 sim_debug(WR_DATA_MSG, &disk3_dev, "DISK3[%d]: " ADDRESS_FORMAT in DISK3_Write() 627 sim_debug(ERROR_MSG, &disk3_dev, "DISK3[%d]: " ADDRESS_FORMAT in DISK3_Write() [all …]
|
H A D | s100_64fdc.c | 1462 sim_debug(DRIVE_MSG, &cromfdc_dev, "CROMFDC: Motor OFF\n"); in cromfdc_svc() 1468 sim_debug(VERBOSE_MSG, &cromfdc_dev, "CROMFDC: " ADDRESS_FORMAT " Timer IRQ\n", PCX); in cromfdc_svc() 1497 sim_debug(VERBOSE_MSG, &cromfdc_dev, "CROMFDC: ROM Enabled.\n"); in cromfdc_reset() 1503 sim_debug(VERBOSE_MSG, &cromfdc_dev, "CROMFDC: ROM Disabled.\n"); in cromfdc_reset() 1659 sim_debug(STATUS_MSG, &cromfdc_dev, "CROMFDC: " ADDRESS_FORMAT in cromfdc_control() 1715 sim_debug(DRIVE_MSG, &cromfdc_dev, "CROMFDC: " ADDRESS_FORMAT in cromfdc_ext() 1734 sim_debug(STATUS_MSG, &cromfdc_dev, "CROMFDC: " ADDRESS_FORMAT in cromfdc_ext() 1745 sim_debug(VERBOSE_MSG, &cromfdc_dev, "CROMFDC: " ADDRESS_FORMAT in cromfdc_timer() 1751 sim_debug(VERBOSE_MSG, &cromfdc_dev, "CROMFDC: " ADDRESS_FORMAT in cromfdc_timer() 1762 sim_debug(VERBOSE_MSG, &cromfdc_dev, "CROMFDC: " ADDRESS_FORMAT in cromfdc_banksel() [all …]
|
H A D | s100_mdsad.c | 461 sim_debug(WR_DATA_MSG, &mdsad_dev, "MDSAD: " ADDRESS_FORMAT in MDSAD_Read() 480 sim_debug(WR_DATA_MSG, &mdsad_dev, "MDSAD: " ADDRESS_FORMAT in MDSAD_Read() 536 sim_debug(ERROR_MSG, &mdsad_dev, "MDSAD: " ADDRESS_FORMAT in MDSAD_Read() 540 sim_debug(ORDERS_MSG, &mdsad_dev, "MDSAD: " ADDRESS_FORMAT in MDSAD_Read() 570 sim_debug(CMD_MSG, &mdsad_dev, "MDSAD: " ADDRESS_FORMAT in MDSAD_Read() 606 sim_debug(CMD_MSG, &mdsad_dev, "MDSAD: " ADDRESS_FORMAT in MDSAD_Read() 612 sim_debug(CMD_MSG, &mdsad_dev, "MDSAD: " ADDRESS_FORMAT in MDSAD_Read() 617 sim_debug(CMD_MSG, &mdsad_dev, "MDSAD: " ADDRESS_FORMAT in MDSAD_Read() 622 sim_debug(CMD_MSG, &mdsad_dev, "MDSAD: " ADDRESS_FORMAT in MDSAD_Read() 626 sim_debug(CMD_MSG, &mdsad_dev, "MDSAD: " ADDRESS_FORMAT in MDSAD_Read() [all …]
|
H A D | i8272.c | 425 sim_debug(STATUS_MSG, &i8272_dev, "I8272: " ADDRESS_FORMAT in I8272_Read() 431 sim_debug(VERBOSE_MSG, &i8272_dev, "I8272: " ADDRESS_FORMAT in I8272_Read() 437 sim_debug(VERBOSE_MSG, &i8272_dev, "I8272: " ADDRESS_FORMAT in I8272_Read() 443 sim_debug(VERBOSE_MSG, &i8272_dev, "I8272: " ADDRESS_FORMAT in I8272_Read() 449 sim_debug(VERBOSE_MSG, &i8272_dev, "I8272: " ADDRESS_FORMAT in I8272_Read() 492 sim_debug(WR_DATA_MSG, &i8272_dev, "I8272: " ADDRESS_FORMAT in I8272_Write() 497 sim_debug(VERBOSE_MSG, &i8272_dev, "I8272: " ADDRESS_FORMAT in I8272_Write() 504 sim_debug(CMD_MSG, &i8272_dev, "I8272: " ADDRESS_FORMAT in I8272_Write() 565 sim_debug(CMD_MSG, &i8272_dev, "I8272: " ADDRESS_FORMAT in I8272_Write() 678 sim_debug(FMT_MSG, &i8272_dev, "I8272: " ADDRESS_FORMAT in I8272_Write() [all …]
|
H A D | s100_disk2.c | 342 sim_debug(STATUS_MSG, &disk2_dev, "DISK2: " ADDRESS_FORMAT in DISK2_Read() 357 sim_debug(SEEK_MSG, &disk2_dev, "DISK2: " ADDRESS_FORMAT in DISK2_Read() 400 sim_debug(VERBOSE_MSG, &disk2_dev, "DISK2: " ADDRESS_FORMAT in DISK2_Write() 427 sim_debug(CMD_MSG, &disk2_dev, "DISK2: " ADDRESS_FORMAT in DISK2_Write() 525 sim_debug(CMD_MSG, &disk2_dev, "DISK2: " ADDRESS_FORMAT in DISK2_Write() 543 sim_debug(CMD_MSG, &disk2_dev, "DISK2: " ADDRESS_FORMAT in DISK2_Write() 588 sim_debug(VERBOSE_MSG, &disk2_dev, "DISK2: " ADDRESS_FORMAT in DISK2_Write() 594 sim_debug(VERBOSE_MSG, &disk2_dev, "DISK2: " ADDRESS_FORMAT in DISK2_Write() 599 sim_debug(VERBOSE_MSG, &disk2_dev, "DISK2: " ADDRESS_FORMAT in DISK2_Write() 604 sim_debug(VERBOSE_MSG, &disk2_dev, "DISK2: " ADDRESS_FORMAT in DISK2_Write() [all …]
|
H A D | altairz80_dsk.c | 346 sim_debug(WRITE_MSG, &dsk_dev, in writebuf() 351 sim_debug(VERBOSE_MSG, &dsk_dev, in writebuf() 358 sim_debug(VERBOSE_MSG, &dsk_dev, in writebuf() 367 sim_debug(VERBOSE_MSG, &dsk_dev, in writebuf() 402 sim_debug(VERBOSE_MSG, &dsk_dev, in dsk10() 421 sim_debug(VERBOSE_MSG, &dsk_dev, in dsk10() 444 sim_debug(VERBOSE_MSG, &dsk_dev, in dsk11() 481 sim_debug(TRACK_STUCK_MSG, &dsk_dev, in dsk11() 495 sim_debug(TRACK_STUCK_MSG, &dsk_dev, in dsk11() 542 sim_debug(VERBOSE_MSG, &dsk_dev, in dsk12() [all …]
|
H A D | s100_disk1a.c | 804 sim_debug(VERBOSE_MSG, &disk1a_dev, "DISK1A: " ADDRESS_FORMAT in disk1adev() 810 …sim_debug(VERBOSE_MSG, &disk1a_dev, "DISK1A: " ADDRESS_FORMAT " IN, Port 0x%02x Result 0x%02x\n", … in disk1adev() 833 … sim_debug(STATUS_MSG, &disk1a_dev, "DISK1A: " ADDRESS_FORMAT " RD STATUS = 0x%02x\n", PCX, cData); in DISK1A_Read() 836 …sim_debug(VERBOSE_MSG, &disk1a_dev, "DISK1A: " ADDRESS_FORMAT " Error, can't read from MOTOR regis… in DISK1A_Read() 858 sim_debug(RD_DATA_MSG, &disk1a_dev, "DISK1A: " ADDRESS_FORMAT in DISK1A_Write() 863 sim_debug(CMD_MSG, &disk1a_dev, "DISK1A: " ADDRESS_FORMAT in DISK1A_Write() 867 sim_debug(CMD_MSG, &disk1a_dev, "DISK1A: " ADDRESS_FORMAT in DISK1A_Write() 874 sim_debug(CMD_MSG, &disk1a_dev, "DISK1A: " ADDRESS_FORMAT in DISK1A_Write() 886 sim_debug(IRQ_MSG, &disk1a_dev, "DISK1A: " ADDRESS_FORMAT " Interrupt\n", PCX); in raise_disk1a_interrupt()
|
H A D | altairz80_sio.c | 710 sim_debug(IN_MSG, &sio_dev, "\tSIO_S: " ADDRESS_FORMAT in sio0s() 758 sim_debug(IN_MSG, &sio_dev, "\tSIO_D: " ADDRESS_FORMAT in sio0d() 786 sim_debug(CMD_MSG, &ptr_dev, "PTR: " ADDRESS_FORMAT in sio1sCore() 795 sim_debug(IN_MSG, &ptr_dev, "PTR_S: " ADDRESS_FORMAT in sio1s() 797 sim_debug(IN_MSG, &ptp_dev, "PTP_S: " ADDRESS_FORMAT in sio1s() 801 sim_debug(OUT_MSG, &ptr_dev, "PTR_S: " ADDRESS_FORMAT in sio1s() 803 sim_debug(OUT_MSG, &ptp_dev, "PTP_S: " ADDRESS_FORMAT in sio1s() 849 sim_debug(IN_MSG, &ptr_dev, "PTR_D: " ADDRESS_FORMAT in sio1d() 851 sim_debug(IN_MSG, &ptp_dev, "PTP_D: " ADDRESS_FORMAT in sio1d() 855 sim_debug(OUT_MSG, &ptr_dev, "PTR_D: " ADDRESS_FORMAT in sio1d() [all …]
|
H A D | vfdhd.c | 391 … sim_debug(STATUS_MSG, &vfdhd_dev, "VFDHD: " ADDRESS_FORMAT " RD S0 = 0x%02x\n", PCX, cData); in VFDHD_Read() 406 … sim_debug(STATUS_MSG, &vfdhd_dev, "VFDHD: " ADDRESS_FORMAT " RD S1 = 0x%02x\n", PCX, cData); in VFDHD_Read() 411 …sim_debug(ERROR_MSG, &vfdhd_dev, "VFDHD: " ADDRESS_FORMAT " Illegal data count %d.\n", PCX, vfdhd_… in VFDHD_Read() 421 sim_debug(CMD_MSG, &vfdhd_dev, "VFDHD: " ADDRESS_FORMAT " Reset\n", PCX); in VFDHD_Read() 454 …sim_debug(SEEK_MSG, &vfdhd_dev, "VFDHD: " ADDRESS_FORMAT " Drive %d on track %d\n", PCX, vfdhd_inf… in VFDHD_Write() 464 …sim_debug(SEEK_MSG, &vfdhd_dev, "VFDHD: " ADDRESS_FORMAT " Home Disk %d\n", PCX, vfdhd_info->sel_d… in VFDHD_Write() 480 …sim_debug(ERROR_MSG, &vfdhd_dev, "VFDHD: " ADDRESS_FORMAT " Illegal data count %d.\n", PCX, vfdhd_… in VFDHD_Write() 486 …sim_debug(ERROR_MSG, &vfdhd_dev, "VFDHD: " ADDRESS_FORMAT " Illegal data count %d.\n", PCX, vfdhd_… in VFDHD_Write() 493 …sim_debug(ERROR_MSG, &vfdhd_dev, "VFDHD: " ADDRESS_FORMAT " Illegal data count %d.\n", PCX, vfdhd_… in VFDHD_Write() 503 sim_debug(CMD_MSG, &vfdhd_dev, "VFDHD: " ADDRESS_FORMAT " Start Command\n", PCX); in VFDHD_Write() [all …]
|
/dports/emulators/dps8m/dps8m-572f79bb4f0f84a8b16c3892c894c2b9ed64b458/src/dps8/ |
H A D | dps8_fnp2_iomcmd.c | 241 sim_debug (DBG_TRACE, & fnp_dev, "ACCEPT_BID\n"); in wcd() 272 sim_debug (DBG_TRACE, & fnp_dev, "SET_3270_MODE\n"); in wcd() 296 sim_debug (DBG_TRACE, & fnp_dev, "START_POLL\n"); in wcd() 362 sim_debug (DBG_TRACE, & fnp_dev, "SET_HASP_MODE\n"); in wcd() 433 sim_debug (DBG_TRACE, & fnp_dev, in wcd() 525 sim_debug (DBG_TRACE, & fnp_dev, in wcd() 554 sim_debug (DBG_TRACE, & fnp_dev, in wcd() 567 sim_debug (DBG_TRACE, & fnp_dev, in wcd() 1345 sim_debug (DBG_TRACE, & fnp_dev, "io_cmd %u\n", io_cmd); in interruptL66_CS_to_FNP() 1744 sim_debug (DBG_TRACE, & fnp_dev, in processMBX() [all …]
|
H A D | dps8_addrmods.c | 72 sim_debug (DBG_ADDRMOD, & cpu_dev, in get_Cr() 190 sim_debug (DBG_APPENDING, & cpu_dev, in do_ITP() 234 sim_debug (DBG_APPENDING, & cpu_dev, in do_ITS() 254 sim_debug (DBG_APPENDING, & cpu_dev, in do_ITS() 279 sim_debug (DBG_APPENDING, & cpu_dev, in do_ITS_ITP() 323 sim_debug (DBG_ADDRMOD, & cpu_dev, in updateIWB() 332 sim_debug (DBG_ADDRMOD, & cpu_dev, in updateIWB() 372 sim_debug (DBG_ADDRMOD, & cpu_dev, in do_caf() 375 sim_debug (DBG_ADDRMOD, & cpu_dev, in do_caf() 411 sim_debug (DBG_ADDRMOD, & cpu_dev, in do_caf() [all …]
|
H A D | dps8_scu.c | 611 sim_debug (DBG_ERR, & scu_dev, in scu_show_state() 676 sim_debug (DBG_ERR, & scu_dev, in scu_show_config() 829 sim_debug (DBG_ERR, & scu_dev, in scu_set_config() 1024 sim_debug (DBG_DEBUG, & scu_dev, in dump_intr_regs() 1028 sim_debug (DBG_DEBUG, & scu_dev, in dump_intr_regs() 2194 sim_debug (DBG_DEBUG, & scu_dev, in scu_cioc() 2208 sim_debug (DBG_ERR, & scu_dev, in scu_cioc() 2210 sim_debug (DBG_ERR, & scu_dev, in scu_cioc() 2353 sim_debug (DBG_ERR, & scu_dev, in scu_cioc() 2572 sim_debug (DBG_TRACE, & scu_dev, in scu_rmcm() [all …]
|
H A D | dps8_mt.c | 701 sim_debug (DBG_ERR, & tape_dev, in tape_set_ready() 986 sim_debug (DBG_ERR, & tape_dev, in mtReadRecord() 989 sim_debug (DBG_ERR, & tape_dev, in mtReadRecord() 1009 sim_debug (DBG_DEBUG, & tape_dev, in mtReadRecord() 1015 sim_debug (DBG_DEBUG, & tape_dev, in mtReadRecord() 1051 sim_debug (DBG_WARN, & tape_dev, in mtReadRecord() 1193 sim_debug (DBG_DEBUG, & tape_dev, in mtWriteRecord() 1199 sim_debug (DBG_DEBUG, & tape_dev, in mtWriteRecord() 1322 sim_debug (DBG_INFO, & tape_dev, in mtWriteRecord() 1348 sim_debug (DBG_DEBUG, & tape_dev, in surveyDevices() [all …]
|
H A D | dps8_prt.c | 537 sim_debug (DBG_ERR, &prt_dev, 543 sim_debug (DBG_DEBUG, & prt_dev, 1046 sim_debug (DBG_DEBUG, & prt_dev, in print_cmd() 1121 sim_debug (DBG_DEBUG, & prt_dev, "%s: Request Status\n", __func__); in prt_cmd_202() 1146 sim_debug (DBG_DEBUG, & prt_dev, "%s: Reset Status\n", __func__); in prt_cmd_202() 1202 sim_debug (DBG_DEBUG, & prt_dev, "%s: Request Status\n", __func__); in prt_cmd_300() 1233 sim_debug (DBG_DEBUG, & prt_dev, "%s: Reset Status\n", __func__); in prt_cmd_300() 1294 sim_debug (DBG_DEBUG, & prt_dev, "%s: Request Status\n", __func__); in prt_cmd_300a() 1325 sim_debug (DBG_DEBUG, & prt_dev, "%s: Reset Status\n", __func__); in prt_cmd_300a() 1595 sim_debug (DBG_DEBUG, & prt_dev, "%s: Reset Status\n", __func__); in prt_cmd_400() [all …]
|
H A D | dps8_iefp.c | 60 sim_debug (DBG_FINAL, & cpu_dev, in Read() 81 sim_debug (DBG_FINAL, & cpu_dev, in Read() 163 sim_debug (DBG_FINAL, & cpu_dev, in Read2() 183 sim_debug (DBG_FINAL, & cpu_dev, in Read2() 280 sim_debug (DBG_FINAL, & cpu_dev, in Read8() 520 sim_debug (DBG_FINAL, & cpu_dev, in Write() 541 sim_debug (DBG_FINAL, & cpu_dev, in Write() 616 sim_debug (DBG_FINAL, & cpu_dev, in Write2() 626 sim_debug (DBG_FINAL, & cpu_dev, in Write2() 693 sim_debug (DBG_FINAL, & cpu_dev, in Write1() [all …]
|
H A D | dps8_decimal.c | 413 sim_debug (DBG_TRACEEXT, & cpu_dev, 415 sim_debug (DBG_TRACEEXT, & cpu_dev, 458 sim_debug (DBG_TRACEEXT, & cpu_dev, 461 sim_debug (DBG_TRACEEXT, & cpu_dev, 475 sim_debug (DBG_TRACEEXT, & cpu_dev, 494 sim_debug (DBG_TRACEEXT, & cpu_dev, 523 sim_debug (DBG_TRACEEXT, & cpu_dev, 540 sim_debug (DBG_TRACEEXT, & cpu_dev, 562 sim_debug (DBG_TRACEEXT, & cpu_dev, 681 sim_debug (DBG_TRACEEXT, & cpu_dev, "OVR\n"); [all …]
|
H A D | dps8_eis.c | 3925 sim_debug (DBG_TRACEEXT, & cpu_dev, 3928 sim_debug (DBG_TRACEEXT, & cpu_dev, 3992 sim_debug (DBG_TRACEEXT, & cpu_dev, 4121 sim_debug (DBG_TRACEEXT, & cpu_dev, 4124 sim_debug (DBG_TRACEEXT, & cpu_dev, 4188 sim_debug (DBG_TRACEEXT, & cpu_dev, 6971 sim_debug (DBG_TRACEEXT, & cpu_dev, 7683 sim_debug (DBG_CAC, & cpu_dev, 7686 sim_debug (DBG_CAC, & cpu_dev, 7689 sim_debug (DBG_CAC, & cpu_dev, [all …]
|
/dports/emulators/simh/simh-3.9.0_5/PDP11/ |
H A D | pdp11_xq.c | 946 sim_debug(DBG_TRC, xq->dev, "xq_process_rdbl\n"); in xq_process_rbdl() 1080 sim_debug(DBG_TRC, xq->dev, "xq_process_mop()\n"); in xq_process_mop() 1139 sim_debug(DBG_TRC, xq->dev, "xq_process_setup()\n"); in xq_process_setup() 1262 sim_debug(DBG_TRC, xq->dev, "xq_process_xbdl()\n"); in xq_process_xbdl() 1369 sim_debug(DBG_TRC, xq->dev, "xq_dispatch_rbdl()\n"); in xq_dispatch_rbdl() 1816 sim_debug(DBG_TRC, xq->dev, "xq_sw_reset()\n"); in xq_sw_reset() 2337 sim_debug(DBG_TRC, xq->dev, "xq_reset()\n"); in xq_reset() 2396 sim_debug(DBG_TRC, xq->dev, "xq_reset_santmr()\n"); in xq_reset_santmr() 2407 sim_debug(DBG_TRC, xq->dev, "xq_boot_host()\n"); in xq_boot_host() 2426 sim_debug(DBG_TRC, xq->dev, "xq_system_id()\n"); in xq_system_id() [all …]
|