Home
last modified time | relevance | path

Searched refs:AMD_HSA_BITS_SET (Results 1 – 25 of 50) sorted by relevance

12

/dports/sysutils/rocr/ROCR-Runtime-5ab09ee/src/core/runtime/
H A Dhost_queue.cpp77 AMD_HSA_BITS_SET( in HostQueue()
80 AMD_HSA_BITS_SET( in HostQueue()
84 AMD_HSA_BITS_SET( in HostQueue()
H A Damd_gpu_agent.cpp243 AMD_HSA_BITS_SET(header->kernel_code_properties, in AssembleShader()
246 AMD_HSA_BITS_SET(header->compute_pgm_rsrc1, in AssembleShader()
249 AMD_HSA_BITS_SET(header->compute_pgm_rsrc1, in AssembleShader()
252 AMD_HSA_BITS_SET(header->compute_pgm_rsrc1, in AssembleShader()
254 AMD_HSA_BITS_SET(header->compute_pgm_rsrc1, in AssembleShader()
256 AMD_HSA_BITS_SET(header->compute_pgm_rsrc2, in AssembleShader()
258 AMD_HSA_BITS_SET(header->compute_pgm_rsrc2, in AssembleShader()
/dports/sysutils/rocr/ROCR-Runtime-5ab09ee/src/inc/
H A Damd_hsa_common.h87 #define AMD_HSA_BITS_SET(dst, mask, val) \ macro
/dports/graphics/libosmesa-gallium/mesa-21.3.6/src/amd/common/
H A Damd_kernel_code_t.h33 #define AMD_HSA_BITS_SET(dst, mask, val) \ macro
/dports/graphics/libosmesa/mesa-21.3.6/src/amd/common/
H A Damd_kernel_code_t.h33 #define AMD_HSA_BITS_SET(dst, mask, val) \ macro
/dports/graphics/mesa-libs/mesa-21.3.6/src/amd/common/
H A Damd_kernel_code_t.h33 #define AMD_HSA_BITS_SET(dst, mask, val) \ macro
/dports/graphics/mesa-gallium-va/mesa-21.3.6/src/amd/common/
H A Damd_kernel_code_t.h33 #define AMD_HSA_BITS_SET(dst, mask, val) \ macro
/dports/graphics/mesa-gallium-vdpau/mesa-21.3.6/src/amd/common/
H A Damd_kernel_code_t.h33 #define AMD_HSA_BITS_SET(dst, mask, val) \ macro
/dports/graphics/mesa-dri-gallium/mesa-21.3.6/src/amd/common/
H A Damd_kernel_code_t.h33 #define AMD_HSA_BITS_SET(dst, mask, val) \ macro
/dports/graphics/mesa-gallium-xa/mesa-21.3.6/src/amd/common/
H A Damd_kernel_code_t.h33 #define AMD_HSA_BITS_SET(dst, mask, val) \ macro
/dports/graphics/mesa-dri/mesa-21.3.6/src/amd/common/
H A Damd_kernel_code_t.h33 #define AMD_HSA_BITS_SET(dst, mask, val) \ macro
/dports/graphics/mesa-devel/mesa-22.0-branchpoint-2059-ge8a63cf61ec/src/amd/common/
H A Damd_kernel_code_t.h33 #define AMD_HSA_BITS_SET(dst, mask, val) \ macro
/dports/graphics/mesa-dri-classic/mesa-20.2.3/src/amd/common/
H A Damd_kernel_code_t.h33 #define AMD_HSA_BITS_SET(dst, mask, val) \ macro
/dports/lang/clover/mesa-21.3.6/src/amd/common/
H A Damd_kernel_code_t.h33 #define AMD_HSA_BITS_SET(dst, mask, val) \ macro
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/llvm/lib/Target/AMDGPU/
H A DAMDKernelCodeT.h47 #define AMD_HSA_BITS_SET(dst, mask, val) \ macro
/dports/devel/llvm-cheri/llvm-project-37c49ff00e3eadce5d8703fdc4497f28458c64a8/llvm/lib/Target/AMDGPU/
H A DAMDKernelCodeT.h47 #define AMD_HSA_BITS_SET(dst, mask, val) \ macro
/dports/devel/llvm10/llvm-10.0.1.src/lib/Target/AMDGPU/
H A DAMDKernelCodeT.h47 #define AMD_HSA_BITS_SET(dst, mask, val) \ macro
/dports/devel/wasi-libcxx/llvm-project-13.0.1.src/llvm/lib/Target/AMDGPU/
H A DAMDKernelCodeT.h43 #define AMD_HSA_BITS_SET(dst, mask, val) \ macro
/dports/graphics/llvm-mesa/llvm-13.0.1.src/lib/Target/AMDGPU/
H A DAMDKernelCodeT.h43 #define AMD_HSA_BITS_SET(dst, mask, val) \ macro
/dports/devel/llvm12/llvm-project-12.0.1.src/llvm/lib/Target/AMDGPU/
H A DAMDKernelCodeT.h43 #define AMD_HSA_BITS_SET(dst, mask, val) \ macro
/dports/devel/llvm11/llvm-11.0.1.src/lib/Target/AMDGPU/
H A DAMDKernelCodeT.h47 #define AMD_HSA_BITS_SET(dst, mask, val) \ macro
/dports/lang/rust/rustc-1.58.1-src/src/llvm-project/llvm/lib/Target/AMDGPU/
H A DAMDKernelCodeT.h43 #define AMD_HSA_BITS_SET(dst, mask, val) \ macro
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/
H A DAMDKernelCodeT.h47 #define AMD_HSA_BITS_SET(dst, mask, val) \ macro
/dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/llvm/lib/Target/AMDGPU/
H A DAMDKernelCodeT.h43 #define AMD_HSA_BITS_SET(dst, mask, val) \ macro
/dports/devel/wasi-compiler-rt13/llvm-project-13.0.1.src/llvm/lib/Target/AMDGPU/
H A DAMDKernelCodeT.h43 #define AMD_HSA_BITS_SET(dst, mask, val) \ macro

12