Home
last modified time | relevance | path

Searched refs:AR_GPIO_INPUT_EN_VAL (Results 1 – 25 of 34) sorted by relevance

12

/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/net/wireless/ath/ath9k/
H A Dbtcoex.c176 REG_CLR_BIT(ah, AR_GPIO_INPUT_EN_VAL, in ath9k_hw_btcoex_init_2wire()
180 REG_SET_BIT(ah, AR_GPIO_INPUT_EN_VAL, in ath9k_hw_btcoex_init_2wire()
200 REG_SET_BIT(ah, AR_GPIO_INPUT_EN_VAL, in ath9k_hw_btcoex_init_3wire()
H A Dreg.h1205 #define AR_GPIO_INPUT_EN_VAL (AR_SREV_9340(ah) ? 0x403c : \ macro
H A Dar9003_mci.c461 REG_SET_BIT(ah, AR_GPIO_INPUT_EN_VAL, AR_GPIO_JTAG_DISABLE); in ar9003_mci_observation_set_up()
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/net/wireless/ath/ath9k/
H A Dbtcoex.c176 REG_CLR_BIT(ah, AR_GPIO_INPUT_EN_VAL, in ath9k_hw_btcoex_init_2wire()
180 REG_SET_BIT(ah, AR_GPIO_INPUT_EN_VAL, in ath9k_hw_btcoex_init_2wire()
200 REG_SET_BIT(ah, AR_GPIO_INPUT_EN_VAL, in ath9k_hw_btcoex_init_3wire()
H A Dreg.h1205 #define AR_GPIO_INPUT_EN_VAL (AR_SREV_9340(ah) ? 0x403c : \ macro
H A Dar9003_mci.c461 REG_SET_BIT(ah, AR_GPIO_INPUT_EN_VAL, AR_GPIO_JTAG_DISABLE); in ar9003_mci_observation_set_up()
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/net/wireless/ath/ath9k/
H A Dbtcoex.c176 REG_CLR_BIT(ah, AR_GPIO_INPUT_EN_VAL, in ath9k_hw_btcoex_init_2wire()
180 REG_SET_BIT(ah, AR_GPIO_INPUT_EN_VAL, in ath9k_hw_btcoex_init_2wire()
200 REG_SET_BIT(ah, AR_GPIO_INPUT_EN_VAL, in ath9k_hw_btcoex_init_3wire()
H A Dreg.h1205 #define AR_GPIO_INPUT_EN_VAL (AR_SREV_9340(ah) ? 0x403c : \ macro
H A Dar9003_mci.c461 REG_SET_BIT(ah, AR_GPIO_INPUT_EN_VAL, AR_GPIO_JTAG_DISABLE); in ar9003_mci_observation_set_up()
/dports/misc/rump/buildrump.sh-b914579/src/sys/external/isc/atheros_hal/dist/ar5416/
H A Dar5416reg.h49 #define AR_GPIO_INPUT_EN_VAL 0x4054 /* GPIO input enable and value */ macro
/dports/misc/rump/buildrump.sh-b914579/src/sys/dev/ic/
H A Darn5008reg.h34 #define AR_GPIO_INPUT_EN_VAL 0x4054 macro
H A Darn9003reg.h36 #define AR_GPIO_INPUT_EN_VAL 0x405c macro
H A Darn5008.c204 sc->sc_gpio_input_en_off = AR_GPIO_INPUT_EN_VAL; in ar5008_attach()
456 AR_SETBITS(sc, AR_GPIO_INPUT_EN_VAL, AR_GPIO_INPUT_EN_VAL_RFSILENT_BB); in ar5008_rfsilent_init()
/dports/emulators/qemu60/qemu-6.0.0/roms/ipxe/src/drivers/net/ath/ath9k/
H A Dreg.h1040 #define AR_GPIO_INPUT_EN_VAL (AR_SREV_9340(ah) ? 0x403c : \ macro
H A Dath9k_hw.c1299 REG_SET_BIT(ah, AR_GPIO_INPUT_EN_VAL, AR_GPIO_JTAG_DISABLE); in ath9k_hw_reset()
/dports/emulators/qemu42/qemu-4.2.1/roms/ipxe/src/drivers/net/ath/ath9k/
H A Dreg.h1040 #define AR_GPIO_INPUT_EN_VAL (AR_SREV_9340(ah) ? 0x403c : \ macro
H A Dath9k_hw.c1299 REG_SET_BIT(ah, AR_GPIO_INPUT_EN_VAL, AR_GPIO_JTAG_DISABLE); in ath9k_hw_reset()
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/roms/ipxe/src/drivers/net/ath/ath9k/
H A Dreg.h1040 #define AR_GPIO_INPUT_EN_VAL (AR_SREV_9340(ah) ? 0x403c : \ macro
H A Dath9k_hw.c1299 REG_SET_BIT(ah, AR_GPIO_INPUT_EN_VAL, AR_GPIO_JTAG_DISABLE); in ath9k_hw_reset()
/dports/emulators/qemu5/qemu-5.2.0/roms/ipxe/src/drivers/net/ath/ath9k/
H A Dreg.h1040 #define AR_GPIO_INPUT_EN_VAL (AR_SREV_9340(ah) ? 0x403c : \ macro
/dports/net/ipxe/ipxe-2265a65/src/drivers/net/ath/ath9k/
H A Dreg.h1040 #define AR_GPIO_INPUT_EN_VAL (AR_SREV_9340(ah) ? 0x403c : \ macro
/dports/emulators/qemu-utils/qemu-4.2.1/roms/ipxe/src/drivers/net/ath/ath9k/
H A Dreg.h1040 #define AR_GPIO_INPUT_EN_VAL (AR_SREV_9340(ah) ? 0x403c : \ macro
H A Dath9k_hw.c1299 REG_SET_BIT(ah, AR_GPIO_INPUT_EN_VAL, AR_GPIO_JTAG_DISABLE); in ath9k_hw_reset()
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/ipxe/src/drivers/net/ath/ath9k/
H A Dreg.h1040 #define AR_GPIO_INPUT_EN_VAL (AR_SREV_9340(ah) ? 0x403c : \ macro
/dports/emulators/qemu/qemu-6.2.0/roms/ipxe/src/drivers/net/ath/ath9k/
H A Dreg.h1040 #define AR_GPIO_INPUT_EN_VAL (AR_SREV_9340(ah) ? 0x403c : \ macro

12