Home
last modified time | relevance | path

Searched refs:CLK_PIN_CNTL (Results 1 – 25 of 95) sorted by relevance

1234

/dports/multimedia/v4l_compat/linux-5.13-rc2/include/video/
H A Daty128.h242 #define CLK_PIN_CNTL 0x0001 macro
H A Dradeon.h429 #define CLK_PIN_CNTL 0x0001 macro
/dports/multimedia/libv4l/linux-5.13-rc2/include/video/
H A Daty128.h242 #define CLK_PIN_CNTL 0x0001 macro
H A Dradeon.h429 #define CLK_PIN_CNTL 0x0001 macro
/dports/multimedia/v4l-utils/linux-5.13-rc2/include/video/
H A Daty128.h242 #define CLK_PIN_CNTL 0x0001 macro
/dports/emulators/qemu42/qemu-4.2.1/hw/display/
H A Dati_regs.h284 #define CLK_PIN_CNTL 0x01 macro
/dports/emulators/qemu/qemu-6.2.0/hw/display/
H A Dati_regs.h285 #define CLK_PIN_CNTL 0x01 macro
/dports/emulators/qemu60/qemu-6.0.0/hw/display/
H A Dati_regs.h285 #define CLK_PIN_CNTL 0x01 macro
/dports/emulators/qemu5/qemu-5.2.0/hw/display/
H A Dati_regs.h285 #define CLK_PIN_CNTL 0x01 macro
/dports/emulators/qemu-utils/qemu-4.2.1/hw/display/
H A Dati_regs.h284 #define CLK_PIN_CNTL 0x01 macro
/dports/emulators/qemu-guest-agent/qemu-5.0.1/hw/display/
H A Dati_regs.h284 #define CLK_PIN_CNTL 0x01
/dports/emulators/qemu-cheri/qemu-0a323821042c36e21ea80e58b9545dfc3b0cb8ef/hw/display/
H A Dati_regs.h284 #define CLK_PIN_CNTL 0x01 macro
/dports/emulators/qemu-devel/qemu-de8ed1055c2ce18c95f597eb10df360dcb534f99/hw/display/
H A Dati_regs.h285 #define CLK_PIN_CNTL 0x01 macro
/dports/devel/directfb/DirectFB-1.4.17/gfxdrivers/ati128/
H A Dregs.h217 #define CLK_PIN_CNTL 0x0001 macro
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/video/fbdev/aty/
H A Dradeon_pm.c568 rinfo->save_regs[4] = INPLL(CLK_PIN_CNTL); in radeon_pm_save_regs()
696 OUTPLL(CLK_PIN_CNTL, rinfo->save_regs[4]); in radeon_pm_restore_regs()
2387 OUTPLL(CLK_PIN_CNTL, rinfo->save_regs[4]);
2720 return rinfo->save_regs[4] != INPLL(CLK_PIN_CNTL) || in radeon_check_power_loss()
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/video/fbdev/aty/
H A Dradeon_pm.c568 rinfo->save_regs[4] = INPLL(CLK_PIN_CNTL); in radeon_pm_save_regs()
696 OUTPLL(CLK_PIN_CNTL, rinfo->save_regs[4]); in radeon_pm_restore_regs()
2387 OUTPLL(CLK_PIN_CNTL, rinfo->save_regs[4]);
2720 return rinfo->save_regs[4] != INPLL(CLK_PIN_CNTL) || in radeon_check_power_loss()
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/video/fbdev/aty/
H A Dradeon_pm.c568 rinfo->save_regs[4] = INPLL(CLK_PIN_CNTL); in radeon_pm_save_regs()
696 OUTPLL(CLK_PIN_CNTL, rinfo->save_regs[4]); in radeon_pm_restore_regs()
2387 OUTPLL(CLK_PIN_CNTL, rinfo->save_regs[4]);
2720 return rinfo->save_regs[4] != INPLL(CLK_PIN_CNTL) || in radeon_check_power_loss()
/dports/multimedia/mencoder/mplayer-export-2021-12-29/drivers/
H A Dradeon.h1178 #define CLK_PIN_CNTL 0x0001 macro
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot/include/
H A Dradeon.h431 #define CLK_PIN_CNTL 0x0001 macro
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot-sam460ex/include/
H A Dradeon.h431 #define CLK_PIN_CNTL 0x0001 macro
/dports/sysutils/u-boot-olimex-a20-som-evb/u-boot-2021.07/include/
H A Dradeon.h431 #define CLK_PIN_CNTL 0x0001 macro
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/include/
H A Dradeon.h431 #define CLK_PIN_CNTL 0x0001 macro
/dports/sysutils/u-boot-nanopi-r4s/u-boot-2021.07/include/
H A Dradeon.h431 #define CLK_PIN_CNTL 0x0001 macro
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/include/
H A Dradeon.h431 #define CLK_PIN_CNTL 0x0001 macro
/dports/sysutils/u-boot-wandboard/u-boot-2021.07/include/
H A Dradeon.h431 #define CLK_PIN_CNTL 0x0001 macro

1234