Home
last modified time | relevance | path

Searched refs:CLOCK_DELAY (Results 1 – 8 of 8) sorted by relevance

/dports/comms/uhd/uhd-90ce6062b6b5df2eddeee723777be85108e4e7c7/fpga/usrp3/lib/io_cap_gen/
H A Dcat_io_lvds.v98 .CLOCK_DELAY (INPUT_CLOCK_DELAY),
156 .CLOCK_DELAY (OUTPUT_CLOCK_DELAY),
H A Dcat_output_lvds.v23 parameter CLOCK_DELAY = 0, constant
170 .ODELAY_VALUE (CLOCK_DELAY), // Output delay tap setting (0-31)
H A Dcat_input_lvds.v42 parameter CLOCK_DELAY = 0, constant
139 .IDELAY_VALUE (CLOCK_DELAY),
/dports/devel/tinygo/tinygo-0.14.1/lib/CMSIS/CMSIS/DAP/Firmware/Source/
H A DDAP.c53 #define CLOCK_DELAY(swj_clock) \ macro
1577 DAP_Data.clock_delay = CLOCK_DELAY(DAP_DEFAULT_SWJ_CLOCK); in DAP_Setup()
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/memstick/host/
H A Djmb38x_ms.c40 CLOCK_DELAY = 0x40, enumerator
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/memstick/host/
H A Djmb38x_ms.c40 CLOCK_DELAY = 0x40, enumerator
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/memstick/host/
H A Djmb38x_ms.c40 CLOCK_DELAY = 0x40, enumerator
/dports/cad/yosys/yosys-yosys-0.12/techlibs/xilinx/
H A Dcells_xtra.v30626 parameter CLOCK_DELAY = "FALSE"; constant