Home
last modified time | relevance | path

Searched refs:CP_RB0_RPTR_ADDR_HI (Results 1 – 25 of 27) sorted by relevance

12

/dports/misc/rump/buildrump.sh-b914579/src/sys/external/bsd/drm2/dist/drm/radeon/
H A Dnid.h479 #define CP_RB0_RPTR_ADDR_HI 0xC110 macro
H A Dsid.h1195 #define CP_RB0_RPTR_ADDR_HI 0xC110 macro
H A Dcikd.h1267 #define CP_RB0_RPTR_ADDR_HI 0xC110 macro
H A Dni.c1585 CP_RB0_RPTR_ADDR_HI, in cayman_cp_resume()
H A Dsi.c3454 WREG32(CP_RB0_RPTR_ADDR_HI, upper_32_bits(rdev->wb.gpu_addr + RADEON_WB_CP_RPTR_OFFSET) & 0xFF); in si_cp_resume()
H A Dcik.c4136 WREG32(CP_RB0_RPTR_ADDR_HI, upper_32_bits(rdev->wb.gpu_addr + RADEON_WB_CP_RPTR_OFFSET) & 0xFF); in cik_cp_gfx_resume()
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/radeon/
H A Dnid.h491 #define CP_RB0_RPTR_ADDR_HI 0xC110 macro
H A Dsid.h1254 #define CP_RB0_RPTR_ADDR_HI 0xC110 macro
H A Dcikd.h1311 #define CP_RB0_RPTR_ADDR_HI 0xC110 macro
H A Dni.c1629 CP_RB0_RPTR_ADDR_HI, in cayman_cp_resume()
H A Dsi.c3678 WREG32(CP_RB0_RPTR_ADDR_HI, upper_32_bits(rdev->wb.gpu_addr + RADEON_WB_CP_RPTR_OFFSET) & 0xFF); in si_cp_resume()
H A Dcik.c4083 WREG32(CP_RB0_RPTR_ADDR_HI, upper_32_bits(rdev->wb.gpu_addr + RADEON_WB_CP_RPTR_OFFSET) & 0xFF); in cik_cp_gfx_resume()
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/radeon/
H A Dnid.h491 #define CP_RB0_RPTR_ADDR_HI 0xC110 macro
H A Dsid.h1254 #define CP_RB0_RPTR_ADDR_HI 0xC110 macro
H A Dcikd.h1311 #define CP_RB0_RPTR_ADDR_HI 0xC110 macro
H A Dni.c1629 CP_RB0_RPTR_ADDR_HI, in cayman_cp_resume()
H A Dsi.c3678 WREG32(CP_RB0_RPTR_ADDR_HI, upper_32_bits(rdev->wb.gpu_addr + RADEON_WB_CP_RPTR_OFFSET) & 0xFF); in si_cp_resume()
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/radeon/
H A Dnid.h491 #define CP_RB0_RPTR_ADDR_HI 0xC110 macro
H A Dsid.h1254 #define CP_RB0_RPTR_ADDR_HI 0xC110 macro
H A Dcikd.h1311 #define CP_RB0_RPTR_ADDR_HI 0xC110 macro
H A Dni.c1629 CP_RB0_RPTR_ADDR_HI, in cayman_cp_resume()
H A Dsi.c3678 WREG32(CP_RB0_RPTR_ADDR_HI, upper_32_bits(rdev->wb.gpu_addr + RADEON_WB_CP_RPTR_OFFSET) & 0xFF); in si_cp_resume()
/dports/multimedia/libv4l/linux-5.13-rc2/drivers/gpu/drm/amd/amdgpu/
H A Dsid.h1282 #define CP_RB0_RPTR_ADDR_HI 0x3044 macro
/dports/multimedia/v4l-utils/linux-5.13-rc2/drivers/gpu/drm/amd/amdgpu/
H A Dsid.h1282 #define CP_RB0_RPTR_ADDR_HI 0x3044 macro
/dports/multimedia/v4l_compat/linux-5.13-rc2/drivers/gpu/drm/amd/amdgpu/
H A Dsid.h1282 #define CP_RB0_RPTR_ADDR_HI 0x3044 macro

12