Home
last modified time | relevance | path

Searched refs:CSR_MCONTROL_LOAD_OFFSET (Results 1 – 3 of 3) sorted by relevance

/dports/emulators/riscv-isa-sim/riscv-isa-sim-4f12984/fesvr/
H A Ddebug_defines.h464 #define CSR_MCONTROL_LOAD_OFFSET 0 macro
466 #define CSR_MCONTROL_LOAD (0x1L << CSR_MCONTROL_LOAD_OFFSET)
/dports/devel/openocd/openocd-0.11.0/src/target/riscv/
H A Ddebug_defines.h676 #define CSR_MCONTROL_LOAD_OFFSET 0 macro
678 #define CSR_MCONTROL_LOAD (0x1ULL << CSR_MCONTROL_LOAD_OFFSET)
/dports/emulators/riscv-isa-sim/riscv-isa-sim-4f12984/riscv/
H A Ddebug_defines.h643 #define CSR_MCONTROL_LOAD_OFFSET 0 macro
645 #define CSR_MCONTROL_LOAD (0x1ULL << CSR_MCONTROL_LOAD_OFFSET)