Home
last modified time | relevance | path

Searched refs:DAC_CR_EN1 (Results 1 – 25 of 43) sorted by relevance

12

/dports/lang/micropython/micropython-1.17/ports/stm32/
H A Ddac.c126 DAC->CR &= ~(DAC_CR_EN1 << dac_channel); in dac_deinit()
135 DAC->CR &= ~(DAC_CR_EN1 << dac_channel); in dac_config_channel()
160 DAC->CR |= DAC_CR_EN1 << dac_channel; in dac_start()
184 DAC->CR |= DAC_CR_EN1 << dac_channel; in dac_start_dma()
202 …_t cr_mask = DAC_CR_DMAEN1 | DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_EN1; in pyb_dac_reconfigure()
203 if (((DAC->CR >> self->dac_channel) & cr_mask) != (cr | DAC_CR_EN1)) { in pyb_dac_reconfigure()
262 DAC->CR &= ~(DAC_CR_EN1 << self->dac_channel); in pyb_dac_init_helper()
/dports/devel/py-cle/binaries-9.0.5405/tests_src/i2c_master_read-nucleol152re/mbed/TARGET_NUCLEO_L152RE/TARGET_STM/TARGET_STM32L1/device/
H A Dstm32l1xx_ll_dac.h886 DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)); in LL_DAC_Enable()
902 DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)); in LL_DAC_Disable()
919 DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)) in LL_DAC_IsEnabled()
920 == (DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))); in LL_DAC_IsEnabled()
H A Dstm32l1xx_hal_dac.h219 ((__HANDLE__)->Instance->CR |= (DAC_CR_EN1 << (__DAC_Channel__)))
227 ((__HANDLE__)->Instance->CR &= ~(DAC_CR_EN1 << (__DAC_Channel__)))
/dports/security/py-ailment/binaries-9.0.5405/tests_src/i2c_master_read-nucleol152re/mbed/TARGET_NUCLEO_L152RE/TARGET_STM/TARGET_STM32L1/device/
H A Dstm32l1xx_ll_dac.h886 DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)); in LL_DAC_Enable()
902 DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)); in LL_DAC_Disable()
919 DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)) in LL_DAC_IsEnabled()
920 == (DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))); in LL_DAC_IsEnabled()
H A Dstm32l1xx_hal_dac.h219 ((__HANDLE__)->Instance->CR |= (DAC_CR_EN1 << (__DAC_Channel__)))
227 ((__HANDLE__)->Instance->CR &= ~(DAC_CR_EN1 << (__DAC_Channel__)))
/dports/security/py-pyvex/binaries-9.0.5405/tests_src/i2c_master_read-nucleol152re/mbed/TARGET_NUCLEO_L152RE/TARGET_STM/TARGET_STM32L1/device/
H A Dstm32l1xx_ll_dac.h886 DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)); in LL_DAC_Enable()
902 DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)); in LL_DAC_Disable()
919 DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)) in LL_DAC_IsEnabled()
920 == (DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))); in LL_DAC_IsEnabled()
H A Dstm32l1xx_hal_dac.h219 ((__HANDLE__)->Instance->CR |= (DAC_CR_EN1 << (__DAC_Channel__)))
227 ((__HANDLE__)->Instance->CR &= ~(DAC_CR_EN1 << (__DAC_Channel__)))
/dports/security/py-angr/binaries-9.0.5405/tests_src/i2c_master_read-nucleol152re/mbed/TARGET_NUCLEO_L152RE/TARGET_STM/TARGET_STM32L1/device/
H A Dstm32l1xx_ll_dac.h886 DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)); in LL_DAC_Enable()
902 DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)); in LL_DAC_Disable()
919 DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)) in LL_DAC_IsEnabled()
920 == (DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))); in LL_DAC_IsEnabled()
H A Dstm32l1xx_hal_dac.h219 ((__HANDLE__)->Instance->CR |= (DAC_CR_EN1 << (__DAC_Channel__)))
227 ((__HANDLE__)->Instance->CR &= ~(DAC_CR_EN1 << (__DAC_Channel__)))
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/eurorack/stmlib/third_party/STM/STM32H7xx_HAL_Driver/inc/
H A Dstm32h7xx_hal_dac.h329 ((__HANDLE__)->Instance->CR |= (DAC_CR_EN1 << ((__DAC_Channel__) & 0x10UL)))
337 ((__HANDLE__)->Instance->CR &= ~(DAC_CR_EN1 << ((__DAC_Channel__) & 0x10UL)))
H A Dstm32h7xx_ll_dac.h1315 DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)); in LL_DAC_Enable()
1331 DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)); in LL_DAC_Disable()
1348 DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)) in LL_DAC_IsEnabled()
1349 == (DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))) ? 1UL : 0UL); in LL_DAC_IsEnabled()
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/parasites/stmlib/third_party/STM/STM32F4xx_StdPeriph_Driver/src/
H A Dstm32f4xx_dac.c275 DAC->CR |= (DAC_CR_EN1 << DAC_Channel); in DAC_Cmd()
280 DAC->CR &= (~(DAC_CR_EN1 << DAC_Channel)); in DAC_Cmd()
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/eurorack/stmlib/third_party/STM/STM32F0xx_StdPeriph_Driver/src/
H A Dstm32f0xx_dac.c253 DAC->CR |= (DAC_CR_EN1 << DAC_Channel); in DAC_Cmd()
258 DAC->CR &= (~(DAC_CR_EN1 << DAC_Channel)); in DAC_Cmd()
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/eurorack/stmlib/third_party/STM/STM32F4xx_StdPeriph_Driver/src/
H A Dstm32f4xx_dac.c275 DAC->CR |= (DAC_CR_EN1 << DAC_Channel); in DAC_Cmd()
280 DAC->CR &= (~(DAC_CR_EN1 << DAC_Channel)); in DAC_Cmd()
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/eurorack/stmlib/third_party/STM/STM32G4xx_HAL_Driver/inc/
H A Dstm32g4xx_hal_dac.h368 ((__HANDLE__)->Instance->CR |= (DAC_CR_EN1 << ((__DAC_Channel__) & 0x10UL)))
376 ((__HANDLE__)->Instance->CR &= ~(DAC_CR_EN1 << ((__DAC_Channel__) & 0x10UL)))
H A Dstm32g4xx_ll_dac.h2000 DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)); in LL_DAC_Enable()
2019 DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)); in LL_DAC_Disable()
2039 DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK)) in LL_DAC_IsEnabled()
2040 == (DAC_CR_EN1 << (DAC_Channel & DAC_CR_CHX_BITOFFSET_MASK))) ? 1UL : 0UL); in LL_DAC_IsEnabled()
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/parasites/stmlib/third_party/STM/STM32F30x_StdPeriph_Driver/src/
H A Dstm32f30x_dac.c283 DACx->CR |= (DAC_CR_EN1 << DAC_Channel); in DAC_Cmd()
288 DACx->CR &= (~(DAC_CR_EN1 << DAC_Channel)); in DAC_Cmd()
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/parasites/stmlib/third_party/STM/STM32F37x_StdPeriph_Driver/src/
H A Dstm32f37x_dac.c276 DACx->CR |= (DAC_CR_EN1 << DAC_Channel); in DAC_Cmd()
281 DACx->CR &= (~(DAC_CR_EN1 << DAC_Channel)); in DAC_Cmd()
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/eurorack/stmlib/third_party/STM/STM32F37x_StdPeriph_Driver/src/
H A Dstm32f37x_dac.c276 DACx->CR |= (DAC_CR_EN1 << DAC_Channel); in DAC_Cmd()
281 DACx->CR &= (~(DAC_CR_EN1 << DAC_Channel)); in DAC_Cmd()
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/eurorack/stmlib/third_party/STM/STM32H7xx_HAL_Driver/src/
H A Dstm32h7xx_hal_dac_ex.c344 CLEAR_BIT((hdac->Instance->CR), (DAC_CR_EN1 << (Channel & 0x10UL))); in HAL_DACEx_SelfCalibrate()
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/eurorack/stmlib/third_party/STM/STM32G4xx_HAL_Driver/src/
H A Dstm32g4xx_hal_dac_ex.c812 CLEAR_BIT((hdac->Instance->CR), (DAC_CR_EN1 << (Channel & 0x10UL))); in HAL_DACEx_SelfCalibrate()
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/eurorack/stmlib/third_party/STM/CMSIS/CM3_f37x/
H A Dstm32f37x.h2638 #define DAC_CR_EN1 ((uint32_t)0x00000001) /*!< DAC channel1 enable… macro
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/eurorack/stmlib/third_party/STM/CMSIS/CM3_f0xx/
H A Dstm32f0xx.h2726 #define DAC_CR_EN1 ((uint32_t)0x00000001) /*!< DAC channel1 enable… macro
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/parasites/stmlib/third_party/STM/CMSIS/CM3_f37x/
H A Dstm32f37x.h2638 #define DAC_CR_EN1 ((uint32_t)0x00000001) /*!< DAC channel1 enable… macro
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/parasites/stmlib/third_party/STM/CMSIS/CM3_f10x/
H A Dstm32f10x.h3638 #define DAC_CR_EN1 ((uint32_t)0x00000001) /*!<DAC channel1 enable … macro

12