Home
last modified time | relevance | path

Searched refs:DBOff (Results 1 – 25 of 53) sorted by relevance

123

/dports/sysutils/uefi-edk2-bhyve-csm/uefi-edk2-aa8d718/Vlv2TbltDevicePkg/Override/MdeModulePkg/Bus/Pci/XhciDxe/
H A DXhciReg.c212 ASSERT (Xhc->DBOff != 0); in XhcReadDoorBellReg()
218 (UINT64) (Xhc->DBOff + Offset), in XhcReadDoorBellReg()
248 ASSERT (Xhc->DBOff != 0); in XhcWriteDoorBellReg()
254 (UINT64) (Xhc->DBOff + Offset), in XhcWriteDoorBellReg()
/dports/sysutils/uefi-edk2-bhyve-csm/uefi-edk2-aa8d718/MdeModulePkg/Bus/Pci/XhciDxe/
H A DXhciReg.c212 ASSERT (Xhc->DBOff != 0); in XhcReadDoorBellReg()
218 (UINT64) (Xhc->DBOff + Offset), in XhcReadDoorBellReg()
248 ASSERT (Xhc->DBOff != 0); in XhcWriteDoorBellReg()
254 (UINT64) (Xhc->DBOff + Offset), in XhcWriteDoorBellReg()
/dports/sysutils/uefi-edk2-bhyve-csm/uefi-edk2-aa8d718/MdeModulePkg/Bus/Pci/XhciPei/
H A DXhcPeim.c231 ASSERT (Xhc->DBOff != 0); in XhcPeiReadDoorBellReg()
233 Data = MmioRead32 (Xhc->UsbHostControllerBaseAddress + Xhc->DBOff + Offset); in XhcPeiReadDoorBellReg()
253 ASSERT (Xhc->DBOff != 0); in XhcPeiWriteDoorBellReg()
255 MmioWrite32 (Xhc->UsbHostControllerBaseAddress + Xhc->DBOff + Offset, Data); in XhcPeiWriteDoorBellReg()
1457 XhcDev->DBOff = XhcPeiReadCapRegister (XhcDev, XHC_DBOFF_OFFSET); in XhcPeimEntry()
1473 DEBUG ((EFI_D_INFO, "XhciPei: DBOff: %x\n", XhcDev->DBOff)); in XhcPeimEntry()
H A DXhcPeim.h157 UINT32 DBOff; ///< Doorbell Offset member
/dports/emulators/qemu60/qemu-6.0.0/roms/edk2/MdeModulePkg/Bus/Pci/XhciDxe/
H A DXhciReg.c176 ASSERT (Xhc->DBOff != 0); in XhcWriteDoorBellReg()
182 Xhc->DBOff + Offset, in XhcWriteDoorBellReg()
/dports/sysutils/uefi-edk2-bhyve/edk2-edk2-stable202102/MdeModulePkg/Bus/Pci/XhciDxe/
H A DXhciReg.c176 ASSERT (Xhc->DBOff != 0); in XhcWriteDoorBellReg()
182 Xhc->DBOff + Offset, in XhcWriteDoorBellReg()
/dports/emulators/qemu42/qemu-4.2.1/roms/edk2/MdeModulePkg/Bus/Pci/XhciDxe/
H A DXhciReg.c176 ASSERT (Xhc->DBOff != 0); in XhcWriteDoorBellReg()
182 Xhc->DBOff + Offset, in XhcWriteDoorBellReg()
/dports/emulators/qemu/qemu-6.2.0/roms/edk2/MdeModulePkg/Bus/Pci/XhciDxe/
H A DXhciReg.c176 ASSERT (Xhc->DBOff != 0); in XhcWriteDoorBellReg()
182 Xhc->DBOff + Offset, in XhcWriteDoorBellReg()
/dports/emulators/qemu5/qemu-5.2.0/roms/edk2/MdeModulePkg/Bus/Pci/XhciDxe/
H A DXhciReg.c176 ASSERT (Xhc->DBOff != 0); in XhcWriteDoorBellReg()
182 Xhc->DBOff + Offset, in XhcWriteDoorBellReg()
/dports/sysutils/uefi-edk2-qemu/edk2-edk2-stable201911/MdeModulePkg/Bus/Pci/XhciDxe/
H A DXhciReg.c176 ASSERT (Xhc->DBOff != 0); in XhcWriteDoorBellReg()
182 Xhc->DBOff + Offset, in XhcWriteDoorBellReg()
/dports/emulators/qemu-utils/qemu-4.2.1/roms/edk2/MdeModulePkg/Bus/Pci/XhciDxe/
H A DXhciReg.c176 ASSERT (Xhc->DBOff != 0); in XhcWriteDoorBellReg()
182 Xhc->DBOff + Offset, in XhcWriteDoorBellReg()
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/edk2/MdeModulePkg/Bus/Pci/XhciDxe/
H A DXhciReg.c176 ASSERT (Xhc->DBOff != 0); in XhcWriteDoorBellReg()
182 Xhc->DBOff + Offset, in XhcWriteDoorBellReg()
/dports/sysutils/edk2/edk2-edk2-stable202102/MdeModulePkg/Bus/Pci/XhciDxe/
H A DXhciReg.c176 ASSERT (Xhc->DBOff != 0); in cancel_parser_errposition_callback()
182 Xhc->DBOff + Offset, in cancel_parser_errposition_callback()
/dports/emulators/qemu42/qemu-4.2.1/roms/edk2/MdeModulePkg/Bus/Pci/XhciPei/
H A DXhcPeim.h163 UINT32 DBOff; ///< Doorbell Offset member
H A DXhcPeim.c224 ASSERT (Xhc->DBOff != 0); in XhcPeiWriteDoorBellReg()
226 MmioWrite32 (Xhc->UsbHostControllerBaseAddress + Xhc->DBOff + Offset, Data); in XhcPeiWriteDoorBellReg()
1493 XhcDev->DBOff = XhcPeiReadCapRegister (XhcDev, XHC_DBOFF_OFFSET); in XhcPeimEntry()
1509 DEBUG ((EFI_D_INFO, "XhciPei: DBOff: %x\n", XhcDev->DBOff)); in XhcPeimEntry()
/dports/emulators/qemu-utils/qemu-4.2.1/roms/edk2/MdeModulePkg/Bus/Pci/XhciPei/
H A DXhcPeim.h163 UINT32 DBOff; ///< Doorbell Offset member
/dports/emulators/qemu-guest-agent/qemu-5.0.1/roms/edk2/MdeModulePkg/Bus/Pci/XhciPei/
H A DXhcPeim.h163 UINT32 DBOff; ///< Doorbell Offset member
/dports/emulators/qemu60/qemu-6.0.0/roms/edk2/MdeModulePkg/Bus/Pci/XhciPei/
H A DXhcPeim.h163 UINT32 DBOff; ///< Doorbell Offset member
/dports/emulators/qemu5/qemu-5.2.0/roms/edk2/MdeModulePkg/Bus/Pci/XhciPei/
H A DXhcPeim.h163 UINT32 DBOff; ///< Doorbell Offset member
H A DXhcPeim.c224 ASSERT (Xhc->DBOff != 0); in XhcPeiWriteDoorBellReg()
226 MmioWrite32 (Xhc->UsbHostControllerBaseAddress + Xhc->DBOff + Offset, Data); in XhcPeiWriteDoorBellReg()
1493 XhcDev->DBOff = XhcPeiReadCapRegister (XhcDev, XHC_DBOFF_OFFSET); in XhcPeimEntry()
1509 DEBUG ((EFI_D_INFO, "XhciPei: DBOff: %x\n", XhcDev->DBOff)); in XhcPeimEntry()
/dports/sysutils/uefi-edk2-bhyve/edk2-edk2-stable202102/MdeModulePkg/Bus/Pci/XhciPei/
H A DXhcPeim.h163 UINT32 DBOff; ///< Doorbell Offset member
/dports/sysutils/uefi-edk2-qemu/edk2-edk2-stable201911/MdeModulePkg/Bus/Pci/XhciPei/
H A DXhcPeim.h163 UINT32 DBOff; ///< Doorbell Offset member
/dports/emulators/qemu/qemu-6.2.0/roms/edk2/MdeModulePkg/Bus/Pci/XhciPei/
H A DXhcPeim.h163 UINT32 DBOff; ///< Doorbell Offset member
H A DXhcPeim.c224 ASSERT (Xhc->DBOff != 0); in XhcPeiWriteDoorBellReg()
226 MmioWrite32 (Xhc->UsbHostControllerBaseAddress + Xhc->DBOff + Offset, Data); in XhcPeiWriteDoorBellReg()
1493 XhcDev->DBOff = XhcPeiReadCapRegister (XhcDev, XHC_DBOFF_OFFSET); in XhcPeimEntry()
1509 DEBUG ((EFI_D_INFO, "XhciPei: DBOff: %x\n", XhcDev->DBOff)); in XhcPeimEntry()
/dports/sysutils/edk2/edk2-edk2-stable202102/MdeModulePkg/Bus/Pci/XhciPei/
H A DXhcPeim.h163 UINT32 DBOff; ///< Doorbell Offset member

123