Home
last modified time | relevance | path

Searched refs:DEB_CSRW (Results 1 – 16 of 16) sorted by relevance

/dports/emulators/simh-hpdoc/simh-hpdoc-3.11.0/SCP/HP3000/
H A Dhp3000_mpx.c882 tprintf (mpx_dev, DEB_CSRW, "Device number %u asserted REQ for channel initialization\n", in mpx_assert_REQ()
1694 tprintf (mpx_dev, DEB_CSRW, "RAM [%u] stored address %06o | %s | " in mpx_interface()
1715 tprintf (mpx_dev, DEB_CSRW, "RAM [%u] loaded address %06o | %s | " in mpx_interface()
1751 tprintf (mpx_dev, DEB_CSRW, "Order register value %02o (%s) " in mpx_interface()
1760 tprintf (mpx_dev, DEB_CSRW, "Address register value %06o returned\n", in mpx_interface()
1768 tprintf (mpx_dev, DEB_CSRW, "Address register incremented to %06o\n", in mpx_interface()
1775 tprintf (mpx_dev, DEB_CSRW, "Counter register incremented to %04o\n", in mpx_interface()
1790 tprintf (mpx_dev, DEB_CSRW, (status_word & ST_STATE_PARITY) in mpx_interface()
1804 tprintf (mpx_dev, DEB_CSRW, "Control is %sRAM address %u\n", in mpx_interface()
1947 tprintf (mpx_dev, DEB_CSRW, "Channel SR %u program ended\n", in end_channel()
[all …]
H A Dhp3000_ds.c250 #define DEB_CSRW (1u << DL_DEB_V_UF + 0) /* trace control, status, read, and write c… macro
474 …{ "CSRW", DEB_CSRW }, /* interface control, status, read, and write actions …
640 tprintf (ds_dev, DEB_CSRW, "Control is %s\n", in ds_interface()
666 tprintf (ds_dev, DEB_CSRW, "Status is %s%s | unit %u\n", in ds_interface()
676 tprintf (ds_dev, DEB_CSRW, "Buffer value %06o returned\n", in ds_interface()
682 tprintf (ds_dev, DEB_CSRW, "Buffer value %06o set\n", in ds_interface()
690 tprintf (ds_dev, DEB_CSRW, "Channel program started\n"); in ds_interface()
705 tprintf (ds_dev, DEB_CSRW, "Channel program ended\n"); in ds_interface()
739 tprintf (ds_dev, DEB_CSRW, "Control is %s wait\n", in ds_interface()
745 tprintf (ds_dev, DEB_CSRW, "Control is %06o (%s)\n", in ds_interface()
[all …]
H A Dhp3000_atc.c1201 tprintf (atcd_dev, DEB_CSRW, (inbound_value & DCN_ENABLE in atcd_interface()
1241 tprintf (atcd_dev, DEB_CSRW, "Status is %s\n", in atcd_interface()
1249 if (TRACING (atcd_dev, DEB_CSRW)) in atcd_interface()
1257 hp_trace (&atcd_dev, DEB_CSRW, "Output data is %s%04o\n", in atcd_interface()
1400 tprintf (atcc_dev, DEB_CSRW, "Control is channel %u | %s\n", in atcc_interface()
1475 tprintf (atcc_dev, DEB_CSRW, "Status is channel %u | %s\n", in atcc_interface()
2228 tprintf (atcd_dev, DEB_CSRW, "Channel %d send data overrun\n", in line_service()
2687 tprintf (atcd_dev, DEB_CSRW, "Send channel %u invalid\n", in store()
2706 tprintf (atcd_dev, DEB_CSRW, "Channel %u send data %06o stored\n", in store()
2714 tprintf (atcd_dev, DEB_CSRW, "Receive channel %u invalid\n", in store()
[all …]
H A Dhp3000_clk.c236 #define DEB_CSRW (1u << 0) /* trace commands received and status returned */ macro
445 …{ "CSRW", DEB_CSRW }, /* interface control, status, read, and write actions …
624 tprintf (clk_dev, DEB_CSRW, (inbound_value & CN_RESET_LOAD_SEL in clk_interface()
653 tprintf (clk_dev, DEB_CSRW, "Status is %s%s rate\n", in clk_interface()
663 tprintf (clk_dev, DEB_CSRW, "Count register value %u returned\n", in clk_interface()
673 tprintf (clk_dev, DEB_CSRW, "Count register cleared\n"); in clk_interface()
679 tprintf (clk_dev, DEB_CSRW, "Limit register value %u set\n", in clk_interface()
H A Dhp3000_ms.c277 #define DEB_CSRW (1u << TL_DEB_V_UF + 0) /* trace control, status, read, and write a… macro
552 …{ "CSRW", DEB_CSRW }, /* interface control, status, read, and write actions …
762 tprintf (ms_dev, DEB_CSRW, "Control is %s\n", in ms_interface()
802 tprintf (ms_dev, DEB_CSRW, "Status is %s%s | unit %u\n", in ms_interface()
810 tprintf (ms_dev, DEB_CSRW, "Channel program started\n"); in ms_interface()
836 tprintf (ms_dev, DEB_CSRW, "Channel program ended\n"); in ms_interface()
891 tprintf (ms_dev, DEB_CSRW, "Control is %06o (%s)\n", in ms_interface()
945 tprintf (ms_dev, DEB_CSRW, "Channel program aborted\n"); in ms_interface()
H A Dhp3000_sel.c374 #define DEB_CSRW (1u << 0) /* trace channel command initiations and completion… macro
473 { "CSRW", DEB_CSRW }, /* channel command initiations and completions */
587 tprintf (sel_dev, DEB_CSRW, "Device number %u asserted REQ for channel initialization\n", in sel_assert_REQ()
613 tprintf (sel_dev, DEB_CSRW, "Device number %u asserted REQ for channel abort\n", in sel_assert_REQ()
917 tprintf (sel_dev, DEB_CSRW, "Channel program ended\n"); in sel_service()
952 tprintf (sel_dev, DEB_CSRW, "Channel program ended\n"); in sel_service()
1293 tprintf (sel_dev, DEB_CSRW, "Channel asserted XFERERROR for %s\n", in abort_channel()
H A Dhp3000_scmb.c220 #define DEB_CSRW (1u << 0) /* trace commands received and status returned */ macro
534 …{ "CSRW", DEB_CSRW }, /* Interface control, status, read, and write actions …
726 tprintf (scmb_dev [card], DEB_CSRW, "Counter/buffer value %06o set\n", in scmb_interface()
736 tprintf (scmb_dev [card], DEB_CSRW, "Counter/buffer value %06o returned\n", in scmb_interface()
742 tprintf (scmb_dev [card], DEB_CSRW, "Control is %s%s | %s\n", in scmb_interface()
788 tprintf (scmb_dev [card], DEB_CSRW, "Status is %s\n", in scmb_interface()
820 tprintf (scmb_dev [card], DEB_CSRW, "Channel program started\n"); in scmb_interface()
868 tprintf (scmb_dev [card], DEB_CSRW, "Channel program ended\n"); in scmb_interface()
H A Dhp3000_lp.c474 #define DEB_CSRW (1u << 1) /* trace command initiations and completions */ macro
1289 …{ "CSRW", DEB_CSRW }, /* interface control, status, read, and write actions …
1446 tprintf (lp_dev, DEB_CSRW, in ui_interface()
1519 tprintf (lp_dev, DEB_CSRW, "Status is %s\n", in ui_interface()
1544 tprintf (lp_dev, DEB_CSRW, "Channel program started\n"); in ui_interface()
1572 tprintf (lp_dev, DEB_CSRW, "Channel program ended\n"); in ui_interface()
1638 tprintf (lp_dev, DEB_CSRW, "Channel program aborted\n"); in ui_interface()
/dports/emulators/simh-hp3000/simh-hp3000-3.11.0.10/SCP/HP3000/
H A Dhp3000_mpx.c891 tprintf (mpx_dev, DEB_CSRW, "Device number %u asserted REQ for channel initialization\n", in mpx_assert_REQ()
1703 tprintf (mpx_dev, DEB_CSRW, "RAM [%u] stored address %06o | %s | " in mpx_interface()
1724 tprintf (mpx_dev, DEB_CSRW, "RAM [%u] loaded address %06o | %s | " in mpx_interface()
1760 tprintf (mpx_dev, DEB_CSRW, "Order register value %02o (%s) " in mpx_interface()
1769 tprintf (mpx_dev, DEB_CSRW, "Address register value %06o returned\n", in mpx_interface()
1777 tprintf (mpx_dev, DEB_CSRW, "Address register incremented to %06o\n", in mpx_interface()
1784 tprintf (mpx_dev, DEB_CSRW, "Counter register incremented to %04o\n", in mpx_interface()
1799 tprintf (mpx_dev, DEB_CSRW, (status_word & ST_STATE_PARITY) in mpx_interface()
1813 tprintf (mpx_dev, DEB_CSRW, "Control is %sRAM address %u\n", in mpx_interface()
1956 tprintf (mpx_dev, DEB_CSRW, "Channel SR %u program ended\n", in end_channel()
[all …]
H A Dhp3000_ds.c251 #define DEB_CSRW (1u << DL_DEB_V_UF + 0) /* trace control, status, read, and write c… macro
475 …{ "CSRW", DEB_CSRW }, /* interface control, status, read, and write actions …
641 tprintf (ds_dev, DEB_CSRW, "Control is %s\n", in ds_interface()
667 tprintf (ds_dev, DEB_CSRW, "Status is %s%s | unit %u\n", in ds_interface()
677 tprintf (ds_dev, DEB_CSRW, "Buffer value %06o returned\n", in ds_interface()
683 tprintf (ds_dev, DEB_CSRW, "Buffer value %06o set\n", in ds_interface()
691 tprintf (ds_dev, DEB_CSRW, "Channel program started\n"); in ds_interface()
706 tprintf (ds_dev, DEB_CSRW, "Channel program ended\n"); in ds_interface()
740 tprintf (ds_dev, DEB_CSRW, "Control is %s wait\n", in ds_interface()
746 tprintf (ds_dev, DEB_CSRW, "Control is %06o (%s)\n", in ds_interface()
[all …]
H A Dhp3000_atc.c1209 tprintf (atcd_dev, DEB_CSRW, (inbound_value & DCN_ENABLE in atcd_interface()
1249 tprintf (atcd_dev, DEB_CSRW, "Status is %s\n", in atcd_interface()
1257 if (TRACING (atcd_dev, DEB_CSRW)) in atcd_interface()
1265 hp_trace (&atcd_dev, DEB_CSRW, "Output data is %s%04o\n", in atcd_interface()
1408 tprintf (atcc_dev, DEB_CSRW, "Control is channel %u | %s\n", in atcc_interface()
1483 tprintf (atcc_dev, DEB_CSRW, "Status is channel %u | %s\n", in atcc_interface()
2239 tprintf (atcd_dev, DEB_CSRW, "Channel %d send data overrun\n", in line_service()
2698 tprintf (atcd_dev, DEB_CSRW, "Send channel %u invalid\n", in store()
2717 tprintf (atcd_dev, DEB_CSRW, "Channel %u send data %06o stored\n", in store()
2725 tprintf (atcd_dev, DEB_CSRW, "Receive channel %u invalid\n", in store()
[all …]
H A Dhp3000_clk.c236 #define DEB_CSRW (1u << 0) /* trace commands received and status returned */ macro
445 …{ "CSRW", DEB_CSRW }, /* interface control, status, read, and write actions …
624 tprintf (clk_dev, DEB_CSRW, (inbound_value & CN_RESET_LOAD_SEL in clk_interface()
653 tprintf (clk_dev, DEB_CSRW, "Status is %s%s rate\n", in clk_interface()
663 tprintf (clk_dev, DEB_CSRW, "Count register value %u returned\n", in clk_interface()
673 tprintf (clk_dev, DEB_CSRW, "Count register cleared\n"); in clk_interface()
679 tprintf (clk_dev, DEB_CSRW, "Limit register value %u set\n", in clk_interface()
H A Dhp3000_ms.c278 #define DEB_CSRW (1u << TL_DEB_V_UF + 0) /* trace control, status, read, and write a… macro
553 …{ "CSRW", DEB_CSRW }, /* interface control, status, read, and write actions …
763 tprintf (ms_dev, DEB_CSRW, "Control is %s\n", in ms_interface()
803 tprintf (ms_dev, DEB_CSRW, "Status is %s%s | unit %u\n", in ms_interface()
811 tprintf (ms_dev, DEB_CSRW, "Channel program started\n"); in ms_interface()
837 tprintf (ms_dev, DEB_CSRW, "Channel program ended\n"); in ms_interface()
892 tprintf (ms_dev, DEB_CSRW, "Control is %06o (%s)\n", in ms_interface()
946 tprintf (ms_dev, DEB_CSRW, "Channel program aborted\n"); in ms_interface()
H A Dhp3000_sel.c378 #define DEB_CSRW (1u << 0) /* trace channel command initiations and completion… macro
477 { "CSRW", DEB_CSRW }, /* channel command initiations and completions */
591 tprintf (sel_dev, DEB_CSRW, "Device number %u asserted REQ for channel initialization\n", in sel_assert_REQ()
617 tprintf (sel_dev, DEB_CSRW, "Device number %u asserted REQ for channel abort\n", in sel_assert_REQ()
921 tprintf (sel_dev, DEB_CSRW, "Channel program ended\n"); in sel_service()
956 tprintf (sel_dev, DEB_CSRW, "Channel program ended\n"); in sel_service()
1297 tprintf (sel_dev, DEB_CSRW, "Channel asserted XFERERROR for %s\n", in abort_channel()
H A Dhp3000_scmb.c221 #define DEB_CSRW (1u << 0) /* trace commands received and status returned */ macro
535 …{ "CSRW", DEB_CSRW }, /* Interface control, status, read, and write actions …
727 tprintf (scmb_dev [card], DEB_CSRW, "Counter/buffer value %06o set\n", in scmb_interface()
737 tprintf (scmb_dev [card], DEB_CSRW, "Counter/buffer value %06o returned\n", in scmb_interface()
743 tprintf (scmb_dev [card], DEB_CSRW, "Control is %s%s | %s\n", in scmb_interface()
789 tprintf (scmb_dev [card], DEB_CSRW, "Status is %s\n", in scmb_interface()
821 tprintf (scmb_dev [card], DEB_CSRW, "Channel program started\n"); in scmb_interface()
869 tprintf (scmb_dev [card], DEB_CSRW, "Channel program ended\n"); in scmb_interface()
H A Dhp3000_lp.c476 #define DEB_CSRW (1u << 1) /* trace command initiations and completions */ macro
1291 …{ "CSRW", DEB_CSRW }, /* interface control, status, read, and write actions …
1448 tprintf (lp_dev, DEB_CSRW, in ui_interface()
1521 tprintf (lp_dev, DEB_CSRW, "Status is %s\n", in ui_interface()
1546 tprintf (lp_dev, DEB_CSRW, "Channel program started\n"); in ui_interface()
1574 tprintf (lp_dev, DEB_CSRW, "Channel program ended\n"); in ui_interface()
1640 tprintf (lp_dev, DEB_CSRW, "Channel program aborted\n"); in ui_interface()