Home
last modified time | relevance | path

Searched refs:DEFINITE_DELAY (Results 1 – 2 of 2) sorted by relevance

/dports/cad/iverilog/verilog-11.0/
H A Dnetlist.cc2768 if (a == DEFINITE_DELAY && b == DEFINITE_DELAY) { in combine_delays()
2769 result = DEFINITE_DELAY; in combine_delays()
2785 else result = DEFINITE_DELAY; in delay_type_from_expr()
2790 else result = DEFINITE_DELAY; in delay_type_from_expr()
2810 case DEFINITE_DELAY: in get_loop_delay_type()
2850 result = DEFINITE_DELAY; in delay_type()
2863 if ((dt == DEFINITE_DELAY) && !print_delay) break; in delay_type()
2919 return DEFINITE_DELAY; in delay_type()
2951 if (delay() > 0) return DEFINITE_DELAY; in delay_type()
H A Dnetlist.h2645 enum DelayType { NO_DELAY, ZERO_DELAY, POSSIBLE_DELAY, DEFINITE_DELAY }; enumerator