Home
last modified time | relevance | path

Searched refs:DMAC_M0_IDM_RESET_CONTROL (Results 1 – 10 of 10) sorted by relevance

/dports/sysutils/atf-sun50i_a64/arm-trusted-firmware-2.5/plat/brcm/board/stingray/src/
H A Dbl31_setup.c100 mmio_setbits_32(DMAC_M0_IDM_RESET_CONTROL, 0x1); in brcm_stingray_dma_pl330_init()
103 mmio_clrbits_32(DMAC_M0_IDM_RESET_CONTROL, 0x1); in brcm_stingray_dma_pl330_init()
/dports/sysutils/atf-sun50i_h6/arm-trusted-firmware-2.5/plat/brcm/board/stingray/src/
H A Dbl31_setup.c100 mmio_setbits_32(DMAC_M0_IDM_RESET_CONTROL, 0x1); in brcm_stingray_dma_pl330_init()
103 mmio_clrbits_32(DMAC_M0_IDM_RESET_CONTROL, 0x1); in brcm_stingray_dma_pl330_init()
/dports/sysutils/atf-rk3399/arm-trusted-firmware-2.5/plat/brcm/board/stingray/src/
H A Dbl31_setup.c100 mmio_setbits_32(DMAC_M0_IDM_RESET_CONTROL, 0x1); in brcm_stingray_dma_pl330_init()
103 mmio_clrbits_32(DMAC_M0_IDM_RESET_CONTROL, 0x1); in brcm_stingray_dma_pl330_init()
/dports/sysutils/atf-rk3328/arm-trusted-firmware-2.5/plat/brcm/board/stingray/src/
H A Dbl31_setup.c100 mmio_setbits_32(DMAC_M0_IDM_RESET_CONTROL, 0x1); in brcm_stingray_dma_pl330_init()
103 mmio_clrbits_32(DMAC_M0_IDM_RESET_CONTROL, 0x1); in brcm_stingray_dma_pl330_init()
/dports/sysutils/atf-fvp/arm-trusted-firmware-2.5/plat/brcm/board/stingray/src/
H A Dbl31_setup.c100 mmio_setbits_32(DMAC_M0_IDM_RESET_CONTROL, 0x1); in brcm_stingray_dma_pl330_init()
103 mmio_clrbits_32(DMAC_M0_IDM_RESET_CONTROL, 0x1); in brcm_stingray_dma_pl330_init()
/dports/sysutils/atf-fvp/arm-trusted-firmware-2.5/plat/brcm/board/stingray/include/
H A Dsr_def.h329 #define DMAC_M0_IDM_RESET_CONTROL (HSLS_IDM_REGS_BASE + 0x800) macro
/dports/sysutils/atf-sun50i_a64/arm-trusted-firmware-2.5/plat/brcm/board/stingray/include/
H A Dsr_def.h329 #define DMAC_M0_IDM_RESET_CONTROL (HSLS_IDM_REGS_BASE + 0x800) macro
/dports/sysutils/atf-sun50i_h6/arm-trusted-firmware-2.5/plat/brcm/board/stingray/include/
H A Dsr_def.h329 #define DMAC_M0_IDM_RESET_CONTROL (HSLS_IDM_REGS_BASE + 0x800) macro
/dports/sysutils/atf-rk3399/arm-trusted-firmware-2.5/plat/brcm/board/stingray/include/
H A Dsr_def.h329 #define DMAC_M0_IDM_RESET_CONTROL (HSLS_IDM_REGS_BASE + 0x800) macro
/dports/sysutils/atf-rk3328/arm-trusted-firmware-2.5/plat/brcm/board/stingray/include/
H A Dsr_def.h329 #define DMAC_M0_IDM_RESET_CONTROL (HSLS_IDM_REGS_BASE + 0x800) macro