Home
last modified time | relevance | path

Searched refs:DRC_RD (Results 1 – 4 of 4) sorted by relevance

/dports/emulators/mess/mame-mame0226/src/devices/cpu/arm7/
H A Darm7tdrc.hxx168 UML_SHL(block, DRC_RD, DRC_RS, offs); in drctg00_0()
177 UML_MOV(block, DRC_RD, DRC_RS); in drctg00_0()
180 DRCHandleALUNZFlags(DRC_RD); in drctg00_0()
195 UML_SHR(block, DRC_RD, DRC_RS, offs); in drctg00_1()
204 UML_MOV(block, DRC_RD, 0); in drctg00_1()
212 DRCHandleALUNZFlags(DRC_RD); in drctg00_1()
241 UML_MOVc(block, uml::COND_NZ, DRC_RD, ~0); in drctg01_0()
242 UML_MOVc(block, uml::COND_Z, DRC_RD, 0); in drctg01_0()
255 UML_OR(block, DRC_RD, uml::I1, uml::I2); in drctg01_0()
258 DRCHandleALUNZFlags(DRC_RD); in drctg01_0()
H A Darm7help.h124 #define DRC_RD uml::mem(&GetRegister(rd)) macro
/dports/emulators/mame/mame-mame0226/src/devices/cpu/arm7/
H A Darm7tdrc.hxx168 UML_SHL(block, DRC_RD, DRC_RS, offs); in drctg00_0()
177 UML_MOV(block, DRC_RD, DRC_RS); in drctg00_0()
180 DRCHandleALUNZFlags(DRC_RD); in drctg00_0()
195 UML_SHR(block, DRC_RD, DRC_RS, offs); in drctg00_1()
204 UML_MOV(block, DRC_RD, 0); in drctg00_1()
212 DRCHandleALUNZFlags(DRC_RD); in drctg00_1()
241 UML_MOVc(block, uml::COND_NZ, DRC_RD, ~0); in drctg01_0()
242 UML_MOVc(block, uml::COND_Z, DRC_RD, 0); in drctg01_0()
255 UML_OR(block, DRC_RD, uml::I1, uml::I2); in drctg01_0()
258 DRCHandleALUNZFlags(DRC_RD); in drctg01_0()
H A Darm7help.h124 #define DRC_RD uml::mem(&GetRegister(rd)) macro