Home
last modified time | relevance | path

Searched refs:FMAdd (Results 1 – 18 of 18) sorted by relevance

/dports/lang/fpc-source/fpc-3.2.2/packages/fpgtk/src/editor/
H A Dbuttonrow.pp16 FMCopy, FMAdd, FMDelete, FMUp, FMDown : TFPGtkMenuItem;
152 FMAdd := NewMenuItem (smAdd, '', '', MyKeyDef (gdk_A), @ClickedAdd, nil);
161 Add (FMAdd);
401 FMAdd.Sensitive := b;
/dports/devel/llvm70/llvm-7.0.1.src/lib/Target/X86/
H A DX86ISelLowering.cpp31028 SDValue FMAdd = Op0, FMSub = Op1; in combineShuffleToFMAddSub() local
31030 std::swap(FMAdd, FMSub); in combineShuffleToFMAddSub()
31032 if (FMAdd.getOpcode() != ISD::FMA || FMSub.getOpcode() != X86ISD::FMSUB || in combineShuffleToFMAddSub()
31033 FMAdd.getOperand(0) != FMSub.getOperand(0) || !FMAdd.hasOneUse() || in combineShuffleToFMAddSub()
31034 FMAdd.getOperand(1) != FMSub.getOperand(1) || !FMSub.hasOneUse() || in combineShuffleToFMAddSub()
31035 FMAdd.getOperand(2) != FMSub.getOperand(2)) in combineShuffleToFMAddSub()
31046 bool IsSubAdd = Op0Even ? Op0 == FMAdd : Op1 == FMAdd; in combineShuffleToFMAddSub()
31048 return DAG.getNode(Opcode, DL, VT, FMAdd.getOperand(0), FMAdd.getOperand(1), in combineShuffleToFMAddSub()
31049 FMAdd.getOperand(2)); in combineShuffleToFMAddSub()
/dports/devel/llvm80/llvm-8.0.1.src/lib/Target/X86/
H A DX86ISelLowering.cpp32120 SDValue FMAdd = Op0, FMSub = Op1; in combineShuffleToFMAddSub() local
32122 std::swap(FMAdd, FMSub); in combineShuffleToFMAddSub()
32124 if (FMAdd.getOpcode() != ISD::FMA || FMSub.getOpcode() != X86ISD::FMSUB || in combineShuffleToFMAddSub()
32125 FMAdd.getOperand(0) != FMSub.getOperand(0) || !FMAdd.hasOneUse() || in combineShuffleToFMAddSub()
32126 FMAdd.getOperand(1) != FMSub.getOperand(1) || !FMSub.hasOneUse() || in combineShuffleToFMAddSub()
32127 FMAdd.getOperand(2) != FMSub.getOperand(2)) in combineShuffleToFMAddSub()
32138 bool IsSubAdd = Op0Even ? Op0 == FMAdd : Op1 == FMAdd; in combineShuffleToFMAddSub()
32140 return DAG.getNode(Opcode, DL, VT, FMAdd.getOperand(0), FMAdd.getOperand(1), in combineShuffleToFMAddSub()
32141 FMAdd.getOperand(2)); in combineShuffleToFMAddSub()
/dports/devel/llvm90/llvm-9.0.1.src/lib/Target/X86/
H A DX86ISelLowering.cpp33499 SDValue FMAdd = Op0, FMSub = Op1; in combineShuffleToFMAddSub() local
33501 std::swap(FMAdd, FMSub); in combineShuffleToFMAddSub()
33503 if (FMAdd.getOpcode() != ISD::FMA || FMSub.getOpcode() != X86ISD::FMSUB || in combineShuffleToFMAddSub()
33504 FMAdd.getOperand(0) != FMSub.getOperand(0) || !FMAdd.hasOneUse() || in combineShuffleToFMAddSub()
33505 FMAdd.getOperand(1) != FMSub.getOperand(1) || !FMSub.hasOneUse() || in combineShuffleToFMAddSub()
33506 FMAdd.getOperand(2) != FMSub.getOperand(2)) in combineShuffleToFMAddSub()
33517 bool IsSubAdd = Op0Even ? Op0 == FMAdd : Op1 == FMAdd; in combineShuffleToFMAddSub()
33519 return DAG.getNode(Opcode, DL, VT, FMAdd.getOperand(0), FMAdd.getOperand(1), in combineShuffleToFMAddSub()
33520 FMAdd.getOperand(2)); in combineShuffleToFMAddSub()
/dports/devel/llvm10/llvm-10.0.1.src/lib/Target/X86/
H A DX86ISelLowering.cpp35024 SDValue FMAdd = Op0, FMSub = Op1; in combineShuffleToFMAddSub() local
35026 std::swap(FMAdd, FMSub); in combineShuffleToFMAddSub()
35028 if (FMAdd.getOpcode() != ISD::FMA || FMSub.getOpcode() != X86ISD::FMSUB || in combineShuffleToFMAddSub()
35029 FMAdd.getOperand(0) != FMSub.getOperand(0) || !FMAdd.hasOneUse() || in combineShuffleToFMAddSub()
35030 FMAdd.getOperand(1) != FMSub.getOperand(1) || !FMSub.hasOneUse() || in combineShuffleToFMAddSub()
35031 FMAdd.getOperand(2) != FMSub.getOperand(2)) in combineShuffleToFMAddSub()
35042 bool IsSubAdd = Op0Even ? Op0 == FMAdd : Op1 == FMAdd; in combineShuffleToFMAddSub()
35044 return DAG.getNode(Opcode, DL, VT, FMAdd.getOperand(0), FMAdd.getOperand(1), in combineShuffleToFMAddSub()
35045 FMAdd.getOperand(2)); in combineShuffleToFMAddSub()
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp35006 SDValue FMAdd = Op0, FMSub = Op1; in combineShuffleToFMAddSub() local
35008 std::swap(FMAdd, FMSub); in combineShuffleToFMAddSub()
35010 if (FMAdd.getOpcode() != ISD::FMA || FMSub.getOpcode() != X86ISD::FMSUB || in combineShuffleToFMAddSub()
35011 FMAdd.getOperand(0) != FMSub.getOperand(0) || !FMAdd.hasOneUse() || in combineShuffleToFMAddSub()
35012 FMAdd.getOperand(1) != FMSub.getOperand(1) || !FMSub.hasOneUse() || in combineShuffleToFMAddSub()
35013 FMAdd.getOperand(2) != FMSub.getOperand(2)) in combineShuffleToFMAddSub()
35024 bool IsSubAdd = Op0Even ? Op0 == FMAdd : Op1 == FMAdd; in combineShuffleToFMAddSub()
35026 return DAG.getNode(Opcode, DL, VT, FMAdd.getOperand(0), FMAdd.getOperand(1), in combineShuffleToFMAddSub()
35027 FMAdd.getOperand(2)); in combineShuffleToFMAddSub()
/dports/devel/tinygo/tinygo-0.14.1/llvm-project/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp35024 SDValue FMAdd = Op0, FMSub = Op1; in combineShuffleToFMAddSub() local
35026 std::swap(FMAdd, FMSub); in combineShuffleToFMAddSub()
35028 if (FMAdd.getOpcode() != ISD::FMA || FMSub.getOpcode() != X86ISD::FMSUB || in combineShuffleToFMAddSub()
35029 FMAdd.getOperand(0) != FMSub.getOperand(0) || !FMAdd.hasOneUse() || in combineShuffleToFMAddSub()
35030 FMAdd.getOperand(1) != FMSub.getOperand(1) || !FMSub.hasOneUse() || in combineShuffleToFMAddSub()
35031 FMAdd.getOperand(2) != FMSub.getOperand(2)) in combineShuffleToFMAddSub()
35042 bool IsSubAdd = Op0Even ? Op0 == FMAdd : Op1 == FMAdd; in combineShuffleToFMAddSub()
35044 return DAG.getNode(Opcode, DL, VT, FMAdd.getOperand(0), FMAdd.getOperand(1), in combineShuffleToFMAddSub()
35045 FMAdd.getOperand(2)); in combineShuffleToFMAddSub()
/dports/www/chromium-legacy/chromium-88.0.4324.182/third_party/llvm/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp37338 SDValue FMAdd = Op0, FMSub = Op1; in combineShuffleToFMAddSub() local
37340 std::swap(FMAdd, FMSub); in combineShuffleToFMAddSub()
37342 if (FMAdd.getOpcode() != ISD::FMA || FMSub.getOpcode() != X86ISD::FMSUB || in combineShuffleToFMAddSub()
37343 FMAdd.getOperand(0) != FMSub.getOperand(0) || !FMAdd.hasOneUse() || in combineShuffleToFMAddSub()
37344 FMAdd.getOperand(1) != FMSub.getOperand(1) || !FMSub.hasOneUse() || in combineShuffleToFMAddSub()
37345 FMAdd.getOperand(2) != FMSub.getOperand(2)) in combineShuffleToFMAddSub()
37356 bool IsSubAdd = Op0Even ? Op0 == FMAdd : Op1 == FMAdd; in combineShuffleToFMAddSub()
37358 return DAG.getNode(Opcode, DL, VT, FMAdd.getOperand(0), FMAdd.getOperand(1), in combineShuffleToFMAddSub()
37359 FMAdd.getOperand(2)); in combineShuffleToFMAddSub()
/dports/devel/wasi-libcxx/llvm-project-13.0.1.src/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp38398 SDValue FMAdd = Op0, FMSub = Op1; in combineShuffleToFMAddSub() local
38400 std::swap(FMAdd, FMSub); in combineShuffleToFMAddSub()
38402 if (FMAdd.getOpcode() != ISD::FMA || FMSub.getOpcode() != X86ISD::FMSUB || in combineShuffleToFMAddSub()
38403 FMAdd.getOperand(0) != FMSub.getOperand(0) || !FMAdd.hasOneUse() || in combineShuffleToFMAddSub()
38404 FMAdd.getOperand(1) != FMSub.getOperand(1) || !FMSub.hasOneUse() || in combineShuffleToFMAddSub()
38405 FMAdd.getOperand(2) != FMSub.getOperand(2)) in combineShuffleToFMAddSub()
38416 bool IsSubAdd = Op0Even ? Op0 == FMAdd : Op1 == FMAdd; in combineShuffleToFMAddSub()
38418 return DAG.getNode(Opcode, DL, VT, FMAdd.getOperand(0), FMAdd.getOperand(1), in combineShuffleToFMAddSub()
38419 FMAdd.getOperand(2)); in combineShuffleToFMAddSub()
/dports/devel/llvm-cheri/llvm-project-37c49ff00e3eadce5d8703fdc4497f28458c64a8/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp36623 SDValue FMAdd = Op0, FMSub = Op1; in combineShuffleToFMAddSub() local
36625 std::swap(FMAdd, FMSub); in combineShuffleToFMAddSub()
36627 if (FMAdd.getOpcode() != ISD::FMA || FMSub.getOpcode() != X86ISD::FMSUB || in combineShuffleToFMAddSub()
36628 FMAdd.getOperand(0) != FMSub.getOperand(0) || !FMAdd.hasOneUse() || in combineShuffleToFMAddSub()
36629 FMAdd.getOperand(1) != FMSub.getOperand(1) || !FMSub.hasOneUse() || in combineShuffleToFMAddSub()
36630 FMAdd.getOperand(2) != FMSub.getOperand(2)) in combineShuffleToFMAddSub()
36641 bool IsSubAdd = Op0Even ? Op0 == FMAdd : Op1 == FMAdd; in combineShuffleToFMAddSub()
36643 return DAG.getNode(Opcode, DL, VT, FMAdd.getOperand(0), FMAdd.getOperand(1), in combineShuffleToFMAddSub()
36644 FMAdd.getOperand(2)); in combineShuffleToFMAddSub()
/dports/graphics/llvm-mesa/llvm-13.0.1.src/lib/Target/X86/
H A DX86ISelLowering.cpp38398 SDValue FMAdd = Op0, FMSub = Op1; in combineShuffleToFMAddSub() local
38400 std::swap(FMAdd, FMSub); in combineShuffleToFMAddSub()
38402 if (FMAdd.getOpcode() != ISD::FMA || FMSub.getOpcode() != X86ISD::FMSUB || in combineShuffleToFMAddSub()
38403 FMAdd.getOperand(0) != FMSub.getOperand(0) || !FMAdd.hasOneUse() || in combineShuffleToFMAddSub()
38404 FMAdd.getOperand(1) != FMSub.getOperand(1) || !FMSub.hasOneUse() || in combineShuffleToFMAddSub()
38405 FMAdd.getOperand(2) != FMSub.getOperand(2)) in combineShuffleToFMAddSub()
38416 bool IsSubAdd = Op0Even ? Op0 == FMAdd : Op1 == FMAdd; in combineShuffleToFMAddSub()
38418 return DAG.getNode(Opcode, DL, VT, FMAdd.getOperand(0), FMAdd.getOperand(1), in combineShuffleToFMAddSub()
38419 FMAdd.getOperand(2)); in combineShuffleToFMAddSub()
/dports/devel/llvm12/llvm-project-12.0.1.src/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp37708 SDValue FMAdd = Op0, FMSub = Op1; in combineShuffleToFMAddSub() local
37710 std::swap(FMAdd, FMSub); in combineShuffleToFMAddSub()
37712 if (FMAdd.getOpcode() != ISD::FMA || FMSub.getOpcode() != X86ISD::FMSUB || in combineShuffleToFMAddSub()
37713 FMAdd.getOperand(0) != FMSub.getOperand(0) || !FMAdd.hasOneUse() || in combineShuffleToFMAddSub()
37714 FMAdd.getOperand(1) != FMSub.getOperand(1) || !FMSub.hasOneUse() || in combineShuffleToFMAddSub()
37715 FMAdd.getOperand(2) != FMSub.getOperand(2)) in combineShuffleToFMAddSub()
37726 bool IsSubAdd = Op0Even ? Op0 == FMAdd : Op1 == FMAdd; in combineShuffleToFMAddSub()
37728 return DAG.getNode(Opcode, DL, VT, FMAdd.getOperand(0), FMAdd.getOperand(1), in combineShuffleToFMAddSub()
37729 FMAdd.getOperand(2)); in combineShuffleToFMAddSub()
/dports/devel/llvm11/llvm-11.0.1.src/lib/Target/X86/
H A DX86ISelLowering.cpp36648 SDValue FMAdd = Op0, FMSub = Op1; in combineShuffleToFMAddSub() local
36650 std::swap(FMAdd, FMSub); in combineShuffleToFMAddSub()
36652 if (FMAdd.getOpcode() != ISD::FMA || FMSub.getOpcode() != X86ISD::FMSUB || in combineShuffleToFMAddSub()
36653 FMAdd.getOperand(0) != FMSub.getOperand(0) || !FMAdd.hasOneUse() || in combineShuffleToFMAddSub()
36654 FMAdd.getOperand(1) != FMSub.getOperand(1) || !FMSub.hasOneUse() || in combineShuffleToFMAddSub()
36655 FMAdd.getOperand(2) != FMSub.getOperand(2)) in combineShuffleToFMAddSub()
36666 bool IsSubAdd = Op0Even ? Op0 == FMAdd : Op1 == FMAdd; in combineShuffleToFMAddSub()
36668 return DAG.getNode(Opcode, DL, VT, FMAdd.getOperand(0), FMAdd.getOperand(1), in combineShuffleToFMAddSub()
36669 FMAdd.getOperand(2)); in combineShuffleToFMAddSub()
/dports/lang/rust/rustc-1.58.1-src/src/llvm-project/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp38392 SDValue FMAdd = Op0, FMSub = Op1; in combineShuffleToFMAddSub() local
38394 std::swap(FMAdd, FMSub); in combineShuffleToFMAddSub()
38396 if (FMAdd.getOpcode() != ISD::FMA || FMSub.getOpcode() != X86ISD::FMSUB || in combineShuffleToFMAddSub()
38397 FMAdd.getOperand(0) != FMSub.getOperand(0) || !FMAdd.hasOneUse() || in combineShuffleToFMAddSub()
38398 FMAdd.getOperand(1) != FMSub.getOperand(1) || !FMSub.hasOneUse() || in combineShuffleToFMAddSub()
38399 FMAdd.getOperand(2) != FMSub.getOperand(2)) in combineShuffleToFMAddSub()
38410 bool IsSubAdd = Op0Even ? Op0 == FMAdd : Op1 == FMAdd; in combineShuffleToFMAddSub()
38412 return DAG.getNode(Opcode, DL, VT, FMAdd.getOperand(0), FMAdd.getOperand(1), in combineShuffleToFMAddSub()
38413 FMAdd.getOperand(2)); in combineShuffleToFMAddSub()
/dports/devel/wasi-compiler-rt13/llvm-project-13.0.1.src/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp38398 SDValue FMAdd = Op0, FMSub = Op1; in combineShuffleToFMAddSub() local
38400 std::swap(FMAdd, FMSub); in combineShuffleToFMAddSub()
38402 if (FMAdd.getOpcode() != ISD::FMA || FMSub.getOpcode() != X86ISD::FMSUB || in combineShuffleToFMAddSub()
38403 FMAdd.getOperand(0) != FMSub.getOperand(0) || !FMAdd.hasOneUse() || in combineShuffleToFMAddSub()
38404 FMAdd.getOperand(1) != FMSub.getOperand(1) || !FMSub.hasOneUse() || in combineShuffleToFMAddSub()
38405 FMAdd.getOperand(2) != FMSub.getOperand(2)) in combineShuffleToFMAddSub()
38416 bool IsSubAdd = Op0Even ? Op0 == FMAdd : Op1 == FMAdd; in combineShuffleToFMAddSub()
38418 return DAG.getNode(Opcode, DL, VT, FMAdd.getOperand(0), FMAdd.getOperand(1), in combineShuffleToFMAddSub()
38419 FMAdd.getOperand(2)); in combineShuffleToFMAddSub()
/dports/devel/wasi-compiler-rt12/llvm-project-12.0.1.src/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp37708 SDValue FMAdd = Op0, FMSub = Op1; in combineShuffleToFMAddSub() local
37710 std::swap(FMAdd, FMSub); in combineShuffleToFMAddSub()
37712 if (FMAdd.getOpcode() != ISD::FMA || FMSub.getOpcode() != X86ISD::FMSUB || in combineShuffleToFMAddSub()
37713 FMAdd.getOperand(0) != FMSub.getOperand(0) || !FMAdd.hasOneUse() || in combineShuffleToFMAddSub()
37714 FMAdd.getOperand(1) != FMSub.getOperand(1) || !FMSub.hasOneUse() || in combineShuffleToFMAddSub()
37715 FMAdd.getOperand(2) != FMSub.getOperand(2)) in combineShuffleToFMAddSub()
37726 bool IsSubAdd = Op0Even ? Op0 == FMAdd : Op1 == FMAdd; in combineShuffleToFMAddSub()
37728 return DAG.getNode(Opcode, DL, VT, FMAdd.getOperand(0), FMAdd.getOperand(1), in combineShuffleToFMAddSub()
37729 FMAdd.getOperand(2)); in combineShuffleToFMAddSub()
/dports/devel/llvm13/llvm-project-13.0.1.src/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp38398 SDValue FMAdd = Op0, FMSub = Op1; in combineShuffleToFMAddSub() local
38400 std::swap(FMAdd, FMSub); in combineShuffleToFMAddSub()
38402 if (FMAdd.getOpcode() != ISD::FMA || FMSub.getOpcode() != X86ISD::FMSUB || in combineShuffleToFMAddSub()
38403 FMAdd.getOperand(0) != FMSub.getOperand(0) || !FMAdd.hasOneUse() || in combineShuffleToFMAddSub()
38404 FMAdd.getOperand(1) != FMSub.getOperand(1) || !FMSub.hasOneUse() || in combineShuffleToFMAddSub()
38405 FMAdd.getOperand(2) != FMSub.getOperand(2)) in combineShuffleToFMAddSub()
38416 bool IsSubAdd = Op0Even ? Op0 == FMAdd : Op1 == FMAdd; in combineShuffleToFMAddSub()
38418 return DAG.getNode(Opcode, DL, VT, FMAdd.getOperand(0), FMAdd.getOperand(1), in combineShuffleToFMAddSub()
38419 FMAdd.getOperand(2)); in combineShuffleToFMAddSub()
/dports/devel/llvm-devel/llvm-project-f05c95f10fc1d8171071735af8ad3a9e87633120/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp39398 SDValue FMAdd = Op0, FMSub = Op1; in combineShuffleToFMAddSub() local
39400 std::swap(FMAdd, FMSub); in combineShuffleToFMAddSub()
39402 if (FMAdd.getOpcode() != ISD::FMA || FMSub.getOpcode() != X86ISD::FMSUB || in combineShuffleToFMAddSub()
39403 FMAdd.getOperand(0) != FMSub.getOperand(0) || !FMAdd.hasOneUse() || in combineShuffleToFMAddSub()
39404 FMAdd.getOperand(1) != FMSub.getOperand(1) || !FMSub.hasOneUse() || in combineShuffleToFMAddSub()
39405 FMAdd.getOperand(2) != FMSub.getOperand(2)) in combineShuffleToFMAddSub()
39416 bool IsSubAdd = Op0Even ? Op0 == FMAdd : Op1 == FMAdd; in combineShuffleToFMAddSub()
39418 return DAG.getNode(Opcode, DL, VT, FMAdd.getOperand(0), FMAdd.getOperand(1), in combineShuffleToFMAddSub()
39419 FMAdd.getOperand(2)); in combineShuffleToFMAddSub()