Home
last modified time | relevance | path

Searched refs:FPMin (Results 1 – 25 of 47) sorted by relevance

12

/dports/emulators/yuzu/yuzu-0b47f7a46/externals/dynarmic/src/frontend/A64/translate/impl/
H A Dsimd_scalar_pairwise.cpp30 return v.ir.FPMin(element1, element2); in FPPairwiseMinMax()
H A Dfloating_point_data_processing_two_register.cpp94 const IR::U32U64 result = ir.FPMin(operand1, operand2); in FMIN_float()
H A Dsimd_across_lanes.cpp77 return v.ir.FPMin(lhs, rhs); in FPMinMax()
/dports/emulators/citra/citra-ac98458e0/externals/dynarmic/src/frontend/A64/translate/impl/
H A Dsimd_scalar_pairwise.cpp30 return v.ir.FPMin(element1, element2, true); in FPPairwiseMinMax()
H A Dfloating_point_data_processing_two_register.cpp94 const IR::U32U64 result = ir.FPMin(operand1, operand2, true); in FMIN_float()
H A Dsimd_across_lanes.cpp77 return v.ir.FPMin(lhs, rhs, true); in FPMinMax()
/dports/emulators/citra-qt5/citra-ac98458e0/externals/dynarmic/src/frontend/A64/translate/impl/
H A Dsimd_scalar_pairwise.cpp30 return v.ir.FPMin(element1, element2, true); in FPPairwiseMinMax()
H A Dfloating_point_data_processing_two_register.cpp94 const IR::U32U64 result = ir.FPMin(operand1, operand2, true); in FMIN_float()
H A Dsimd_across_lanes.cpp77 return v.ir.FPMin(lhs, rhs, true); in FPMinMax()
/dports/www/firefox-esr/firefox-91.8.0/js/src/jit/arm64/vixl/
H A DSimulator-vixl.h2074 V(fmin, FPMin, false) \
2095 V(fminp, fmin, FPMin) \
2311 T FPMin(T a, T b);
H A DLogic-vixl.cpp3449 T Simulator::FPMin(T a, T b) { in FPMin() function in vixl::Simulator
3472 return std::isnan(result) ? result : FPMin(a, b); in FPMinNM()
4100 return fminmaxv(vform, dst, src, &Simulator::FPMin); in fminv()
/dports/www/firefox/firefox-99.0/js/src/jit/arm64/vixl/
H A DSimulator-vixl.h2074 V(fmin, FPMin, false) \
2095 V(fminp, fmin, FPMin) \
2311 T FPMin(T a, T b);
/dports/www/firefox-legacy/firefox-52.8.0esr/js/src/jit/arm64/vixl/
H A DSimulator-vixl.h2246 V(fmin, FPMin, false) \
2267 V(fminp, fmin, FPMin) \
2487 T FPMin(T a, T b);
/dports/mail/thunderbird/thunderbird-91.8.0/js/src/jit/arm64/vixl/
H A DSimulator-vixl.h2074 V(fmin, FPMin, false) \
2095 V(fminp, fmin, FPMin) \
2311 T FPMin(T a, T b);
/dports/lang/spidermonkey78/firefox-78.9.0/js/src/jit/arm64/vixl/
H A DSimulator-vixl.h2073 V(fmin, FPMin, false) \
2094 V(fminp, fmin, FPMin) \
2310 T FPMin(T a, T b);
/dports/lang/v8/v8-9.6.180.12/src/execution/arm64/
H A Dsimulator-arm64.h2046 V(fmin, FPMin, false) \
2063 V(fminp, fmin, FPMin) \
2216 T FPMin(T a, T b);
H A Dsimulator-logic-arm64.cc3084 T Simulator::FPMin(T a, T b) { in FPMin() function in v8::internal::Simulator
3106 return std::isnan(result) ? result : FPMin(a, b); in FPMinNM()
3652 return FMinMaxV(vform, dst, src, &Simulator::FPMin); in fminv()
/dports/www/qt5-webengine/qtwebengine-everywhere-src-5.15.2/src/3rdparty/chromium/v8/src/execution/arm64/
H A Dsimulator-arm64.h2027 V(fmin, FPMin, false) \
2044 V(fminp, fmin, FPMin) \
2196 T FPMin(T a, T b);
/dports/www/chromium-legacy/chromium-88.0.4324.182/v8/src/execution/arm64/
H A Dsimulator-arm64.h2027 V(fmin, FPMin, false) \
2044 V(fminp, fmin, FPMin) \
2197 T FPMin(T a, T b);
/dports/lang/spidermonkey60/firefox-60.9.0/js/src/jit/arm64/vixl/
H A DSimulator-vixl.h2245 V(fmin, FPMin, false) \
2266 V(fminp, fmin, FPMin) \
2486 T FPMin(T a, T b);
/dports/www/node10/node-v10.24.1/deps/v8/src/arm64/
H A Dsimulator-arm64.h1883 V(fmin, FPMin, false) \
1900 V(fminp, fmin, FPMin) \
2052 T FPMin(T a, T b);
/dports/databases/mongodb36/mongodb-src-r3.6.23/src/third_party/mozjs-45/extract/js/src/jit/arm64/vixl/
H A DSimulator-vixl.h2357 V(fmin, FPMin, false) \
2378 V(fminp, fmin, FPMin) \
2598 T FPMin(T a, T b);
/dports/emulators/yuzu/yuzu-0b47f7a46/externals/dynarmic/src/frontend/ir/
H A Dir_emitter.h323 U32U64 FPMin(const U32U64& a, const U32U64& b);
/dports/emulators/citra/citra-ac98458e0/externals/dynarmic/src/frontend/ir/
H A Dir_emitter.h318 U32U64 FPMin(const U32U64& a, const U32U64& b, bool fpcr_controlled);
/dports/emulators/citra-qt5/citra-ac98458e0/externals/dynarmic/src/frontend/ir/
H A Dir_emitter.h318 U32U64 FPMin(const U32U64& a, const U32U64& b, bool fpcr_controlled);

12