Home
last modified time | relevance | path

Searched refs:GEDR (Results 1 – 25 of 166) sorted by relevance

1234567

/dports/emulators/qemu42/qemu-4.2.1/hw/arm/
H A Dpxa2xx_gpio.c62 GEDR, enumerator
78 PXA2XX_REG(GEDR, 0x048, 0x04c, 0x050, 0x148)
198 case GEDR: /* GPIO Edge Detect Status registers */ in pxa2xx_gpio_read()
249 case GEDR: /* GPIO Edge Detect Status registers */ in pxa2xx_gpio_write()
H A Dstrongarm.c471 #define GEDR 0x18 macro
577 case GEDR: /* GPIO Edge Detect Status registers */ in strongarm_gpio_read()
620 case GEDR: /* GPIO Edge Detect Status registers */ in strongarm_gpio_write()
/dports/emulators/qemu/qemu-6.2.0/hw/arm/
H A Dpxa2xx_gpio.c61 GEDR, enumerator
77 PXA2XX_REG(GEDR, 0x048, 0x04c, 0x050, 0x148)
197 case GEDR: /* GPIO Edge Detect Status registers */ in pxa2xx_gpio_read()
249 case GEDR: /* GPIO Edge Detect Status registers */ in pxa2xx_gpio_write()
H A Dstrongarm.c476 #define GEDR 0x18 macro
580 case GEDR: /* GPIO Edge Detect Status registers */ in strongarm_gpio_read()
623 case GEDR: /* GPIO Edge Detect Status registers */ in strongarm_gpio_write()
/dports/emulators/qemu60/qemu-6.0.0/hw/arm/
H A Dpxa2xx_gpio.c61 GEDR, enumerator
77 PXA2XX_REG(GEDR, 0x048, 0x04c, 0x050, 0x148)
197 case GEDR: /* GPIO Edge Detect Status registers */ in pxa2xx_gpio_read()
249 case GEDR: /* GPIO Edge Detect Status registers */ in pxa2xx_gpio_write()
H A Dstrongarm.c477 #define GEDR 0x18 macro
581 case GEDR: /* GPIO Edge Detect Status registers */ in strongarm_gpio_read()
624 case GEDR: /* GPIO Edge Detect Status registers */ in strongarm_gpio_write()
/dports/emulators/qemu-utils/qemu-4.2.1/hw/arm/
H A Dpxa2xx_gpio.c62 GEDR, enumerator
78 PXA2XX_REG(GEDR, 0x048, 0x04c, 0x050, 0x148)
198 case GEDR: /* GPIO Edge Detect Status registers */ in pxa2xx_gpio_read()
249 case GEDR: /* GPIO Edge Detect Status registers */ in pxa2xx_gpio_write()
H A Dstrongarm.c471 #define GEDR 0x18 macro
577 case GEDR: /* GPIO Edge Detect Status registers */ in strongarm_gpio_read()
620 case GEDR: /* GPIO Edge Detect Status registers */ in strongarm_gpio_write()
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/hw/arm/
H A Dpxa2xx_gpio.c58 GEDR, enumerator
74 PXA2XX_REG(GEDR, 0x048, 0x04c, 0x050, 0x148)
194 case GEDR: /* GPIO Edge Detect Status registers */ in pxa2xx_gpio_read()
245 case GEDR: /* GPIO Edge Detect Status registers */ in pxa2xx_gpio_write()
H A Dstrongarm.c467 #define GEDR 0x18 macro
573 case GEDR: /* GPIO Edge Detect Status registers */ in strongarm_gpio_read()
616 case GEDR: /* GPIO Edge Detect Status registers */ in strongarm_gpio_write()
/dports/emulators/qemu5/qemu-5.2.0/hw/arm/
H A Dpxa2xx_gpio.c61 GEDR, enumerator
77 PXA2XX_REG(GEDR, 0x048, 0x04c, 0x050, 0x148)
197 case GEDR: /* GPIO Edge Detect Status registers */ in pxa2xx_gpio_read()
249 case GEDR: /* GPIO Edge Detect Status registers */ in pxa2xx_gpio_write()
H A Dstrongarm.c476 #define GEDR 0x18 macro
580 case GEDR: /* GPIO Edge Detect Status registers */ in strongarm_gpio_read()
623 case GEDR: /* GPIO Edge Detect Status registers */ in strongarm_gpio_write()
/dports/emulators/qemu-cheri/qemu-0a323821042c36e21ea80e58b9545dfc3b0cb8ef/hw/arm/
H A Dpxa2xx_gpio.c62 GEDR, enumerator
78 PXA2XX_REG(GEDR, 0x048, 0x04c, 0x050, 0x148)
198 case GEDR: /* GPIO Edge Detect Status registers */ in pxa2xx_gpio_read()
249 case GEDR: /* GPIO Edge Detect Status registers */ in pxa2xx_gpio_write()
H A Dstrongarm.c476 #define GEDR 0x18 macro
582 case GEDR: /* GPIO Edge Detect Status registers */ in strongarm_gpio_read()
625 case GEDR: /* GPIO Edge Detect Status registers */ in strongarm_gpio_write()
/dports/emulators/qemu-guest-agent/qemu-5.0.1/hw/arm/
H A Dpxa2xx_gpio.c62 GEDR, enumerator
78 PXA2XX_REG(GEDR, 0x048, 0x04c, 0x050, 0x148)
198 case GEDR: /* GPIO Edge Detect Status registers */ in pxa2xx_gpio_read()
249 case GEDR: /* GPIO Edge Detect Status registers */ in pxa2xx_gpio_write()
H A Dstrongarm.c476 #define GEDR 0x18 macro
582 case GEDR: /* GPIO Edge Detect Status registers */ in strongarm_gpio_read()
625 case GEDR: /* GPIO Edge Detect Status registers */ in strongarm_gpio_write()
/dports/emulators/qemu-devel/qemu-de8ed1055c2ce18c95f597eb10df360dcb534f99/hw/arm/
H A Dpxa2xx_gpio.c61 GEDR, enumerator
77 PXA2XX_REG(GEDR, 0x048, 0x04c, 0x050, 0x148)
197 case GEDR: /* GPIO Edge Detect Status registers */ in pxa2xx_gpio_read()
249 case GEDR: /* GPIO Edge Detect Status registers */ in pxa2xx_gpio_write()
H A Dstrongarm.c476 #define GEDR 0x18 macro
580 case GEDR: /* GPIO Edge Detect Status registers */ in strongarm_gpio_read()
623 case GEDR: /* GPIO Edge Detect Status registers */ in strongarm_gpio_write()
/dports/devel/openwince-include/include-0.4.2/arm/sa11x0/
H A Dgpio.h74 #define GEDR GPIO_pointer->gedr macro
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h1256 #define GEDR(x) (((((x) & 0x7f) < 96) ? _GEDR(x) : GEDR3)) macro
1266 #define GEDR(x) _GEDR(x) macro
/dports/emulators/qemu/qemu-6.2.0/roms/u-boot/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h1256 #define GEDR(x) (((((x) & 0x7f) < 96) ? _GEDR(x) : GEDR3)) macro
1266 #define GEDR(x) _GEDR(x) macro
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h1256 #define GEDR(x) (((((x) & 0x7f) < 96) ? _GEDR(x) : GEDR3)) macro
1266 #define GEDR(x) _GEDR(x) macro
/dports/sysutils/u-boot-nanopi-r4s/u-boot-2021.07/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h1256 #define GEDR(x) (((((x) & 0x7f) < 96) ? _GEDR(x) : GEDR3)) macro
1266 #define GEDR(x) _GEDR(x) macro
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h1256 #define GEDR(x) (((((x) & 0x7f) < 96) ? _GEDR(x) : GEDR3)) macro
1266 #define GEDR(x) _GEDR(x) macro
/dports/sysutils/u-boot-olinuxino-lime2-emmc/u-boot-2021.07/arch/arm/include/asm/arch-pxa/
H A Dpxa-regs.h1256 #define GEDR(x) (((((x) & 0x7f) < 96) ? _GEDR(x) : GEDR3)) macro
1266 #define GEDR(x) _GEDR(x) macro

1234567