Home
last modified time | relevance | path

Searched refs:Get_Design_File (Results 1 – 25 of 27) sorted by relevance

12

/dports/cad/ghdl/ghdl-1.0.0/src/vhdl/translate/
H A Dtrans-chap12.adb144 Gen_Filename (Get_Design_File (Get_Design_Unit (Entity)));
212 Lib := Get_Library (Get_Design_File (Get_Design_Unit (Entity)));
279 Lib := Get_Library (Get_Design_File (Get_Design_Unit (Arch)));
314 Lib := Get_Library (Get_Design_File (Get_Design_Unit (Entity)));
364 Lib := Get_Library (Get_Design_File (Get_Design_Unit (Pkg)));
443 (Get_Library (Get_Design_File (Unit)), True);
509 File := Get_Design_File (Unit);
516 File := Get_Design_File (Unit);
603 Rtis.Generate_Library (Get_Library (Get_Design_File (Unit)), True);
H A Dortho_front.adb318 New_Design_File := Get_Design_File (Design);
384 if Get_Design_File (Design) /= New_Design_File then
491 File := Get_Design_File (Unit);
497 File := Get_Design_File (Unit);
H A Dtranslation.adb210 Design_File : constant Iir_Design_File := Get_Design_File (Unit);
250 Lib := Get_Library (Get_Design_File (Unit));
275 Gen_Filename (Get_Design_File (Unit));
H A Dtrans-rtis.adb2911 Lib := Get_Library (Get_Design_File
2952 Lib := Get_Library (Get_Design_File (Unit));
H A Dtrans-chap9.adb1990 Get_Library (Get_Design_File (Entity_Unit));
/dports/cad/ghdl/ghdl-1.0.0/src/vhdl/
H A Dvhdl-sem_lib.adb180 Design_File : constant Iir_Design_File := Get_Design_File (Design_Unit);
278 Get_Analysis_Time_Stamp (Get_Design_File (Design_Unit));
291 U_Ts := Get_Analysis_Time_Stamp (Get_Design_File (El));
H A Dvhdl-post_sems.adb51 Lib := Get_Library (Get_Design_File (Unit));
H A Dvhdl-sem.adb100 (Get_Design_File (Get_Design_Unit (Library_Unit)));
149 if Get_Library (Get_Design_File (Get_Design_Unit (Entity))) /= Library
2023 if Get_Library (Get_Design_File (Get_Current_Design_Unit))
2880 and then (Get_Identifier (Get_Library (Get_Design_File (Unit)))
2965 (Get_Library (Get_Design_File (Get_Current_Design_Unit)),
3436 Library : constant Iir := Get_Library (Get_Design_File (Design_Unit));
H A Dvhdl-nodes_gc.adb321 File : constant Iir := Get_Design_File (Unit);
H A Dvhdl-configuration.adb54 File := Get_Design_File (Unit);
93 File := Get_Design_File (Unit);
H A Dvhdl-sem_names.adb1801 Get_Library (Get_Design_File (Res_Prefix));
2338 (Get_Library (Get_Design_File (Sem.Get_Current_Design_Unit)))
4572 if Get_Library (Get_Design_File (Unit)) /= Libraries.Std_Library then
H A Dvhdl-sem_psl.adb1116 Library := Get_Library (Get_Design_File (Get_Design_Unit (Unit)));
H A Dvhdl-sem_specs.adb1817 (Get_Library (Get_Design_File (Entity_Unit)),
H A Dvhdl-sem_types.adb514 P := Get_Library (Get_Design_File (Get_Design_Unit (P)));
H A Dvhdl-nodes.ads7411 function Get_Design_File (Unit : Iir_Design_Unit) return Iir; subprogspec
H A Dvhdl-evaluation.adb4216 (Get_Library (Get_Design_File (Get_Design_Unit (El))),
H A Dvhdl-nodes.adb1471 function Get_Design_File (Unit : Iir_Design_Unit) return Iir is subprogram
1477 end Get_Design_File;
/dports/cad/ghdl/ghdl-1.0.0/src/
H A Dlibraries.adb845 Lib : constant Iir := Get_Library (Get_Design_File (Unit));
1078 Get_Design_File_Source (Get_Design_File (Unit));
1104 Design_File := Get_Design_File (Design_Unit);
1298 File := Get_Design_File (First_Unit);
1529 Lib := Get_Library (Get_Design_File (Get_Design_Unit (Entity)));
1568 and then Get_Library (Get_Design_File (Unit)) = Library
1590 Lib_Prim : constant Iir := Get_Library (Get_Design_File (Primary));
1601 if Get_Library (Get_Design_File (Design_Unit)) = Lib_Prim then
/dports/cad/ghdl/ghdl-1.0.0/src/ghdldrv/
H A Dghdllocal.adb1532 File := Get_Design_File (Unit);
1550 File := Get_Design_File (Unit);
1558 File := Get_Design_File (Unit);
1637 Dep_File := Get_Design_File (Dep);
H A Dghdlcomp.adb266 New_Design_File := Get_Design_File (Unit);
507 New_Design_File := Get_Design_File (Unit);
H A Dghdlprint.adb1130 Design_File := Get_Design_File (Unit);
/dports/cad/ghdl/ghdl-1.0.0/pyGHDL/lsp/
H A Ddocument.py144 tree = nodes.Get_Design_File(unit)
/dports/cad/ghdl/ghdl-1.0.0/pyGHDL/libghdl/vhdl/
H A Dnodes.py1768 Get_Design_File = libghdl.vhdl__nodes__get_design_file variable
/dports/cad/ghdl/ghdl-1.0.0/src/synth/
H A Dsynth-expr.adb1763 (Get_Library (Get_Design_File (Get_Design_Unit (Parent))))
H A Dsynth-stmts.adb3105 Lib := Get_Library (Get_Design_File (Unit));

12