Searched refs:Get_Type_Mark (Results 1 – 12 of 12) sorted by relevance
/dports/cad/ghdl/ghdl-1.0.0/src/vhdl/ |
H A D | vhdl-sem_specs.adb | 1068 Type_Mark := Get_Type_Mark (Dis); 1172 Type_Mark := Get_Type_Mark (Limit);
|
H A D | vhdl-prints.adb | 1780 Print (Ctxt, Get_Type_Mark (Dis)); 1794 Print (Ctxt, Get_Type_Mark (Limit)); 1808 Print (Ctxt, Get_Type_Mark (Attr)); 3269 Disp_Name_Of (Ctxt, Get_Type_Mark (Conv)); 4560 Print (Ctxt, Get_Type_Mark (Expr)); 4695 Print (Ctxt, Get_Type_Mark (Expr));
|
H A D | vhdl-sem.adb | 1593 return Are_Trees_Equal (Get_Type_Mark (Left), 1594 Get_Type_Mark (Right))
|
H A D | vhdl-canon.adb | 2771 Dis_Type := Get_Type (Get_Type_Mark (Dis)); 2821 Quan_Type := Get_Type (Get_Type_Mark (Limit));
|
H A D | vhdl-sem_decls.adb | 1345 A_Type := Get_Type_Mark (Decl);
|
H A D | vhdl-nodes.ads | 9005 function Get_Type_Mark (Target : Iir) return Iir; subprogspec
|
H A D | vhdl-nodes.adb | 6605 function Get_Type_Mark (Target : Iir) return Iir is subprogram 6611 end Get_Type_Mark;
|
H A D | vhdl-sem_expr.adb | 4273 N_Type := Sem_Type_Mark (Get_Type_Mark (Expr));
|
H A D | vhdl-nodes_meta.adb | 6415 return Get_Type_Mark (N);
|
/dports/cad/ghdl/ghdl-1.0.0/pyGHDL/libghdl/vhdl/ |
H A D | nodes.py | 2707 Get_Type_Mark = libghdl.vhdl__nodes__get_type_mark variable
|
/dports/cad/ghdl/ghdl-1.0.0/src/synth/ |
H A D | synth-expr.adb | 2287 Get_Subtype_Object (Syn_Inst, Get_Type (Get_Type_Mark (Expr))));
|
/dports/cad/ghdl/ghdl-1.0.0/src/vhdl/simulate/ |
H A D | simul-execution.adb | 3075 (Block, Get_Expression (Expr), Get_Type (Get_Type_Mark (Expr)));
|