Home
last modified time | relevance | path

Searched refs:I2C1 (Results 1 – 25 of 3374) sorted by relevance

12345678910>>...135

/dports/lang/micropython/micropython-1.17/ports/stm32/
H A Daccel.c118 i2c_writeto(I2C1, ACCEL_ADDR, data, 2, true); in accel_start()
127 i2c_writeto(I2C1, ACCEL_ADDR, data, 1, false); in accel_start()
128 i2c_readfrom(I2C1, ACCEL_ADDR, data, 1, true); in accel_start()
136 i2c_writeto(I2C1, ACCEL_ADDR, data, 2, true); in accel_start()
140 i2c_writeto(I2C1, ACCEL_ADDR, data, 2, true); in accel_start()
182 i2c_writeto(I2C1, ACCEL_ADDR, data, 1, false); in read_axis()
183 i2c_readfrom(I2C1, ACCEL_ADDR, data, 1, true); in read_axis()
213 i2c_writeto(I2C1, ACCEL_ADDR, data, 1, false); in pyb_accel_tilt()
214 i2c_readfrom(I2C1, ACCEL_ADDR, data, 1, true); in pyb_accel_tilt()
239 i2c_writeto(I2C1, ACCEL_ADDR, data, 1, false); in pyb_accel_filtered_xyz()
[all …]
/dports/devel/tinygo/tinygo-0.14.1/src/machine/
H A Dboard_maixbit_baremetal.go22 I2C1 = I2C{ var
23 Bus: kendryte.I2C1,
/dports/lang/micropython/micropython-1.17/ports/stm32/boards/
H A Dstm32l072_af.csv2 …I2C1/TIM2/21,SPI1/SPI2/I2S2/LPUART1/USART5/USB/LPTIM1/TIM2/3/EVENTOUT/SYS_AF,I2C1/TSC/EVENTOUT,I2C…
/dports/multimedia/v4l-utils/linux-5.13-rc2/arch/sh/kernel/cpu/sh4/
H A Dsetup-sh7760.c26 I2C0, I2C1, enumerator
55 INTC_VECT(I2C0, 0x9c0), INTC_VECT(I2C1, 0x9e0),
90 SSI0, SSI1, HAC0, HAC1, I2C0, I2C1, USB, LCDC,
110 HAC0, HAC1, I2C0, I2C1 } },
/dports/multimedia/v4l_compat/linux-5.13-rc2/arch/sh/kernel/cpu/sh4/
H A Dsetup-sh7760.c26 I2C0, I2C1, enumerator
55 INTC_VECT(I2C0, 0x9c0), INTC_VECT(I2C1, 0x9e0),
90 SSI0, SSI1, HAC0, HAC1, I2C0, I2C1, USB, LCDC,
110 HAC0, HAC1, I2C0, I2C1 } },
/dports/multimedia/libv4l/linux-5.13-rc2/arch/sh/kernel/cpu/sh4/
H A Dsetup-sh7760.c26 I2C0, I2C1, enumerator
55 INTC_VECT(I2C0, 0x9c0), INTC_VECT(I2C1, 0x9e0),
90 SSI0, SSI1, HAC0, HAC1, I2C0, I2C1, USB, LCDC,
110 HAC0, HAC1, I2C0, I2C1 } },
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/eurorack/stmlib/third_party/STM/STM32G4xx_HAL_Driver/src/
H A Dstm32g4xx_ll_i2c.c34 #if defined (I2C1) || defined (I2C2) || defined (I2C3) || defined (I2C4)
94 if (I2Cx == I2C1) in LL_I2C_DeInit()
/dports/audio/lenticular-lv2/lenticular_lv2-0.5.0-14-g14d8075/eurorack/stmlib/third_party/STM/STM32H7xx_HAL_Driver/src/
H A Dstm32h7xx_ll_i2c.c34 #if defined (I2C1) || defined (I2C2) || defined (I2C3) || defined (I2C4)
94 if (I2Cx == I2C1) in LL_I2C_DeInit()
/dports/devel/qbs/qbs-src-1.21.0/examples/baremetal/stm32f103/greenblink/iar/
H A Dstartup.s110 DCD 0 ; I2C1 event.
111 DCD 0 ; I2C1 error.
/dports/emulators/qemu5/qemu-5.2.0/roms/u-boot/arch/arm/mach-tegra/tegra30/
H A Dpinmux.c129 PIN(GEN1_I2C_SDA_PC5, I2C1, RSVD2, RSVD3, RSVD4),
130 PIN(GEN1_I2C_SCL_PC4, I2C1, RSVD2, RSVD3, RSVD4),
237 PIN(SPDIF_IN_PK6, SPDIF, HDA, I2C1, SDMMC2),
238 PIN(SPDIF_OUT_PK5, SPDIF, RSVD2, I2C1, SDMMC2),
251 PIN(SPI2_CS1_N_PW2, SPI3, SPI2, SPI2_ALT, I2C1),
252 PIN(SPI2_CS2_N_PW3, SPI3, SPI2, SPI2_ALT, I2C1),
/dports/emulators/qemu42/qemu-4.2.1/roms/u-boot/arch/arm/mach-tegra/tegra30/
H A Dpinmux.c129 PIN(GEN1_I2C_SDA_PC5, I2C1, RSVD2, RSVD3, RSVD4),
130 PIN(GEN1_I2C_SCL_PC4, I2C1, RSVD2, RSVD3, RSVD4),
237 PIN(SPDIF_IN_PK6, SPDIF, HDA, I2C1, SDMMC2),
238 PIN(SPDIF_OUT_PK5, SPDIF, RSVD2, I2C1, SDMMC2),
251 PIN(SPI2_CS1_N_PW2, SPI3, SPI2, SPI2_ALT, I2C1),
252 PIN(SPI2_CS2_N_PW3, SPI3, SPI2, SPI2_ALT, I2C1),
/dports/sysutils/u-boot-olinuxino-lime/u-boot-2021.07/arch/arm/mach-tegra/tegra30/
H A Dpinmux.c129 PIN(GEN1_I2C_SDA_PC5, I2C1, RSVD2, RSVD3, RSVD4),
130 PIN(GEN1_I2C_SCL_PC4, I2C1, RSVD2, RSVD3, RSVD4),
237 PIN(SPDIF_IN_PK6, SPDIF, HDA, I2C1, SDMMC2),
238 PIN(SPDIF_OUT_PK5, SPDIF, RSVD2, I2C1, SDMMC2),
251 PIN(SPI2_CS1_N_PW2, SPI3, SPI2, SPI2_ALT, I2C1),
252 PIN(SPI2_CS2_N_PW3, SPI3, SPI2, SPI2_ALT, I2C1),
/dports/sysutils/u-boot-olinuxino-lime2-emmc/u-boot-2021.07/arch/arm/mach-tegra/tegra30/
H A Dpinmux.c129 PIN(GEN1_I2C_SDA_PC5, I2C1, RSVD2, RSVD3, RSVD4),
130 PIN(GEN1_I2C_SCL_PC4, I2C1, RSVD2, RSVD3, RSVD4),
237 PIN(SPDIF_IN_PK6, SPDIF, HDA, I2C1, SDMMC2),
238 PIN(SPDIF_OUT_PK5, SPDIF, RSVD2, I2C1, SDMMC2),
251 PIN(SPI2_CS1_N_PW2, SPI3, SPI2, SPI2_ALT, I2C1),
252 PIN(SPI2_CS2_N_PW3, SPI3, SPI2, SPI2_ALT, I2C1),
/dports/sysutils/u-boot-olinuxino-lime2/u-boot-2021.07/arch/arm/mach-tegra/tegra30/
H A Dpinmux.c129 PIN(GEN1_I2C_SDA_PC5, I2C1, RSVD2, RSVD3, RSVD4),
130 PIN(GEN1_I2C_SCL_PC4, I2C1, RSVD2, RSVD3, RSVD4),
237 PIN(SPDIF_IN_PK6, SPDIF, HDA, I2C1, SDMMC2),
238 PIN(SPDIF_OUT_PK5, SPDIF, RSVD2, I2C1, SDMMC2),
251 PIN(SPI2_CS1_N_PW2, SPI3, SPI2, SPI2_ALT, I2C1),
252 PIN(SPI2_CS2_N_PW3, SPI3, SPI2, SPI2_ALT, I2C1),
/dports/sysutils/u-boot-olimex-a20-som-evb/u-boot-2021.07/arch/arm/mach-tegra/tegra30/
H A Dpinmux.c129 PIN(GEN1_I2C_SDA_PC5, I2C1, RSVD2, RSVD3, RSVD4),
130 PIN(GEN1_I2C_SCL_PC4, I2C1, RSVD2, RSVD3, RSVD4),
237 PIN(SPDIF_IN_PK6, SPDIF, HDA, I2C1, SDMMC2),
238 PIN(SPDIF_OUT_PK5, SPDIF, RSVD2, I2C1, SDMMC2),
251 PIN(SPI2_CS1_N_PW2, SPI3, SPI2, SPI2_ALT, I2C1),
252 PIN(SPI2_CS2_N_PW3, SPI3, SPI2, SPI2_ALT, I2C1),
/dports/sysutils/u-boot-chip/u-boot-2021.07/arch/arm/mach-tegra/tegra30/
H A Dpinmux.c129 PIN(GEN1_I2C_SDA_PC5, I2C1, RSVD2, RSVD3, RSVD4),
130 PIN(GEN1_I2C_SCL_PC4, I2C1, RSVD2, RSVD3, RSVD4),
237 PIN(SPDIF_IN_PK6, SPDIF, HDA, I2C1, SDMMC2),
238 PIN(SPDIF_OUT_PK5, SPDIF, RSVD2, I2C1, SDMMC2),
251 PIN(SPI2_CS1_N_PW2, SPI3, SPI2, SPI2_ALT, I2C1),
252 PIN(SPI2_CS2_N_PW3, SPI3, SPI2, SPI2_ALT, I2C1),
/dports/sysutils/u-boot-cubox-hummingboard/u-boot-2021.07/arch/arm/mach-tegra/tegra30/
H A Dpinmux.c129 PIN(GEN1_I2C_SDA_PC5, I2C1, RSVD2, RSVD3, RSVD4),
130 PIN(GEN1_I2C_SCL_PC4, I2C1, RSVD2, RSVD3, RSVD4),
237 PIN(SPDIF_IN_PK6, SPDIF, HDA, I2C1, SDMMC2),
238 PIN(SPDIF_OUT_PK5, SPDIF, RSVD2, I2C1, SDMMC2),
251 PIN(SPI2_CS1_N_PW2, SPI3, SPI2, SPI2_ALT, I2C1),
252 PIN(SPI2_CS2_N_PW3, SPI3, SPI2, SPI2_ALT, I2C1),
/dports/sysutils/u-boot-firefly-rk3399/u-boot-2021.07/arch/arm/mach-tegra/tegra30/
H A Dpinmux.c129 PIN(GEN1_I2C_SDA_PC5, I2C1, RSVD2, RSVD3, RSVD4),
130 PIN(GEN1_I2C_SCL_PC4, I2C1, RSVD2, RSVD3, RSVD4),
237 PIN(SPDIF_IN_PK6, SPDIF, HDA, I2C1, SDMMC2),
238 PIN(SPDIF_OUT_PK5, SPDIF, RSVD2, I2C1, SDMMC2),
251 PIN(SPI2_CS1_N_PW2, SPI3, SPI2, SPI2_ALT, I2C1),
252 PIN(SPI2_CS2_N_PW3, SPI3, SPI2, SPI2_ALT, I2C1),
/dports/sysutils/u-boot-sopine/u-boot-2021.07/arch/arm/mach-tegra/tegra30/
H A Dpinmux.c129 PIN(GEN1_I2C_SDA_PC5, I2C1, RSVD2, RSVD3, RSVD4),
130 PIN(GEN1_I2C_SCL_PC4, I2C1, RSVD2, RSVD3, RSVD4),
237 PIN(SPDIF_IN_PK6, SPDIF, HDA, I2C1, SDMMC2),
238 PIN(SPDIF_OUT_PK5, SPDIF, RSVD2, I2C1, SDMMC2),
251 PIN(SPI2_CS1_N_PW2, SPI3, SPI2, SPI2_ALT, I2C1),
252 PIN(SPI2_CS2_N_PW3, SPI3, SPI2, SPI2_ALT, I2C1),
/dports/sysutils/u-boot-sinovoip-bpi-m3/u-boot-2021.07/arch/arm/mach-tegra/tegra30/
H A Dpinmux.c129 PIN(GEN1_I2C_SDA_PC5, I2C1, RSVD2, RSVD3, RSVD4),
130 PIN(GEN1_I2C_SCL_PC4, I2C1, RSVD2, RSVD3, RSVD4),
237 PIN(SPDIF_IN_PK6, SPDIF, HDA, I2C1, SDMMC2),
238 PIN(SPDIF_OUT_PK5, SPDIF, RSVD2, I2C1, SDMMC2),
251 PIN(SPI2_CS1_N_PW2, SPI3, SPI2, SPI2_ALT, I2C1),
252 PIN(SPI2_CS2_N_PW3, SPI3, SPI2, SPI2_ALT, I2C1),
/dports/sysutils/u-boot-a13-olinuxino/u-boot-2021.07/arch/arm/mach-tegra/tegra30/
H A Dpinmux.c129 PIN(GEN1_I2C_SDA_PC5, I2C1, RSVD2, RSVD3, RSVD4),
130 PIN(GEN1_I2C_SCL_PC4, I2C1, RSVD2, RSVD3, RSVD4),
237 PIN(SPDIF_IN_PK6, SPDIF, HDA, I2C1, SDMMC2),
238 PIN(SPDIF_OUT_PK5, SPDIF, RSVD2, I2C1, SDMMC2),
251 PIN(SPI2_CS1_N_PW2, SPI3, SPI2, SPI2_ALT, I2C1),
252 PIN(SPI2_CS2_N_PW3, SPI3, SPI2, SPI2_ALT, I2C1),
/dports/sysutils/u-boot-a64-olinuxino/u-boot-2021.07/arch/arm/mach-tegra/tegra30/
H A Dpinmux.c129 PIN(GEN1_I2C_SDA_PC5, I2C1, RSVD2, RSVD3, RSVD4),
130 PIN(GEN1_I2C_SCL_PC4, I2C1, RSVD2, RSVD3, RSVD4),
237 PIN(SPDIF_IN_PK6, SPDIF, HDA, I2C1, SDMMC2),
238 PIN(SPDIF_OUT_PK5, SPDIF, RSVD2, I2C1, SDMMC2),
251 PIN(SPI2_CS1_N_PW2, SPI3, SPI2, SPI2_ALT, I2C1),
252 PIN(SPI2_CS2_N_PW3, SPI3, SPI2, SPI2_ALT, I2C1),
/dports/sysutils/u-boot-qemu-arm64/u-boot-2021.07/arch/arm/mach-tegra/tegra30/
H A Dpinmux.c129 PIN(GEN1_I2C_SDA_PC5, I2C1, RSVD2, RSVD3, RSVD4),
130 PIN(GEN1_I2C_SCL_PC4, I2C1, RSVD2, RSVD3, RSVD4),
237 PIN(SPDIF_IN_PK6, SPDIF, HDA, I2C1, SDMMC2),
238 PIN(SPDIF_OUT_PK5, SPDIF, RSVD2, I2C1, SDMMC2),
251 PIN(SPI2_CS1_N_PW2, SPI3, SPI2, SPI2_ALT, I2C1),
252 PIN(SPI2_CS2_N_PW3, SPI3, SPI2, SPI2_ALT, I2C1),
/dports/sysutils/u-boot-nanopi-r4s/u-boot-2021.07/arch/arm/mach-tegra/tegra30/
H A Dpinmux.c129 PIN(GEN1_I2C_SDA_PC5, I2C1, RSVD2, RSVD3, RSVD4),
130 PIN(GEN1_I2C_SCL_PC4, I2C1, RSVD2, RSVD3, RSVD4),
237 PIN(SPDIF_IN_PK6, SPDIF, HDA, I2C1, SDMMC2),
238 PIN(SPDIF_OUT_PK5, SPDIF, RSVD2, I2C1, SDMMC2),
251 PIN(SPI2_CS1_N_PW2, SPI3, SPI2, SPI2_ALT, I2C1),
252 PIN(SPI2_CS2_N_PW3, SPI3, SPI2, SPI2_ALT, I2C1),
/dports/sysutils/u-boot-nanopi-neo/u-boot-2021.07/arch/arm/mach-tegra/tegra30/
H A Dpinmux.c129 PIN(GEN1_I2C_SDA_PC5, I2C1, RSVD2, RSVD3, RSVD4),
130 PIN(GEN1_I2C_SCL_PC4, I2C1, RSVD2, RSVD3, RSVD4),
237 PIN(SPDIF_IN_PK6, SPDIF, HDA, I2C1, SDMMC2),
238 PIN(SPDIF_OUT_PK5, SPDIF, RSVD2, I2C1, SDMMC2),
251 PIN(SPI2_CS1_N_PW2, SPI3, SPI2, SPI2_ALT, I2C1),
252 PIN(SPI2_CS2_N_PW3, SPI3, SPI2, SPI2_ALT, I2C1),

12345678910>>...135