/dports/devel/tigcc/tigcc-0.96.b8_10/gnu/binutils-2.16.1/opcodes/ |
H A D | s390-opc.c | 205 #define INSTR_RR_R0 2, { R_8, 0,0,0,0,0 } /* e.g. spm */ macro
|
/dports/devel/zpu-gcc/zpu-toolchain-1.0/toolchain/binutils/opcodes/ |
H A D | s390-opc.c | 205 #define INSTR_RR_R0 2, { R_8, 0,0,0,0,0 } /* e.g. spm */ macro
|
/dports/devel/zpu-binutils/zpu-toolchain-1.0/toolchain/binutils/opcodes/ |
H A D | s390-opc.c | 205 #define INSTR_RR_R0 2, { R_8, 0,0,0,0,0 } /* e.g. spm */ macro
|
/dports/devel/djgpp-binutils/binutils-2.17/opcodes/ |
H A D | s390-opc.c | 215 #define INSTR_RR_R0 2, { R_8, 0,0,0,0,0 } /* e.g. spm */ macro
|
/dports/devel/avr-gdb/gdb-7.3.1/opcodes/ |
H A D | s390-opc.c | 293 #define INSTR_RR_R0 2, { R_8, 0,0,0,0,0 } /* e.g. spm */ macro
|
/dports/devel/gdb761/gdb-7.6.1/opcodes/ |
H A D | s390-opc.c | 377 #define INSTR_RR_R0 2, { R_8, 0,0,0,0,0 } /* e.g. spm */ macro
|
/dports/multimedia/v4l-utils/linux-5.13-rc2/arch/s390/kernel/ |
H A D | dis.c | 251 [INSTR_RR_R0] = { R_8, 0, 0, 0, 0, 0 },
|
/dports/multimedia/v4l_compat/linux-5.13-rc2/arch/s390/kernel/ |
H A D | dis.c | 251 [INSTR_RR_R0] = { R_8, 0, 0, 0, 0, 0 },
|
/dports/multimedia/libv4l/linux-5.13-rc2/arch/s390/kernel/ |
H A D | dis.c | 251 [INSTR_RR_R0] = { R_8, 0, 0, 0, 0, 0 },
|
/dports/lang/gnatdroid-binutils-x86/binutils-2.27/opcodes/ |
H A D | s390-opc.c | 384 #define INSTR_RR_R0 2, { R_8, 0,0,0,0,0 } /* e.g. spm */ macro
|
/dports/lang/gnatdroid-binutils/binutils-2.27/opcodes/ |
H A D | s390-opc.c | 384 #define INSTR_RR_R0 2, { R_8, 0,0,0,0,0 } /* e.g. spm */ macro
|
/dports/devel/arm-elf-binutils/binutils-2.37/opcodes/ |
H A D | s390-opc.c | 392 #define INSTR_RR_R0 2, { R_8, 0,0,0,0,0 } /* e.g. spm */ macro
|
/dports/devel/gdb/gdb-11.1/opcodes/ |
H A D | s390-opc.c | 392 #define INSTR_RR_R0 2, { R_8, 0,0,0,0,0 } /* e.g. spm */ macro
|
/dports/devel/gnulibiberty/binutils-2.37/opcodes/ |
H A D | s390-opc.c | 392 #define INSTR_RR_R0 2, { R_8, 0,0,0,0,0 } /* e.g. spm */ macro
|
/dports/devel/binutils/binutils-2.37/opcodes/ |
H A D | s390-opc.c | 392 #define INSTR_RR_R0 2, { R_8, 0,0,0,0,0 } /* e.g. spm */ macro
|
/dports/emulators/x49gp/x49gp/x49gp-code/qemu/qemu-git/ |
H A D | s390-dis.c | 616 #define INSTR_RR_R0 2, { R_8, 0,0,0,0,0 } /* e.g. spm */ macro 1691 { "spm", OP8(0x04LL), MASK_RR_R0, INSTR_RR_R0, 3, 0},
|
/dports/emulators/qemu/qemu-6.2.0/disas/ |
H A D | s390.c | 683 #define INSTR_RR_R0 2, { R_8, 0,0,0,0,0 } /* e.g. spm */ macro 1879 { "spm", OP8(0x04LL), MASK_RR_R0, INSTR_RR_R0, 3, 0},
|
/dports/emulators/qemu42/qemu-4.2.1/disas/ |
H A D | s390.c | 683 #define INSTR_RR_R0 2, { R_8, 0,0,0,0,0 } /* e.g. spm */ macro 1879 { "spm", OP8(0x04LL), MASK_RR_R0, INSTR_RR_R0, 3, 0},
|
/dports/emulators/qemu5/qemu-5.2.0/disas/ |
H A D | s390.c | 683 #define INSTR_RR_R0 2, { R_8, 0,0,0,0,0 } /* e.g. spm */ macro 1879 { "spm", OP8(0x04LL), MASK_RR_R0, INSTR_RR_R0, 3, 0},
|
/dports/emulators/qemu60/qemu-6.0.0/disas/ |
H A D | s390.c | 683 #define INSTR_RR_R0 2, { R_8, 0,0,0,0,0 } /* e.g. spm */ macro 1879 { "spm", OP8(0x04LL), MASK_RR_R0, INSTR_RR_R0, 3, 0},
|
/dports/emulators/qemu-powernv/qemu-powernv-3.0.50/disas/ |
H A D | s390.c | 684 #define INSTR_RR_R0 2, { R_8, 0,0,0,0,0 } /* e.g. spm */ macro 1880 { "spm", OP8(0x04LL), MASK_RR_R0, INSTR_RR_R0, 3, 0},
|
/dports/emulators/qemu-utils/qemu-4.2.1/disas/ |
H A D | s390.c | 683 #define INSTR_RR_R0 2, { R_8, 0,0,0,0,0 } /* e.g. spm */ macro 1879 { "spm", OP8(0x04LL), MASK_RR_R0, INSTR_RR_R0, 3, 0},
|
/dports/emulators/qemu-cheri/qemu-0a323821042c36e21ea80e58b9545dfc3b0cb8ef/disas/ |
H A D | s390.c | 683 #define INSTR_RR_R0 2, { R_8, 0,0,0,0,0 } /* e.g. spm */ macro 1879 { "spm", OP8(0x04LL), MASK_RR_R0, INSTR_RR_R0, 3, 0},
|
/dports/emulators/qemu-guest-agent/qemu-5.0.1/disas/ |
H A D | s390.c | 683 #define INSTR_RR_R0 2, { R_8, 0,0,0,0,0 } /* e.g. spm */ macro 1879 { "spm", OP8(0x04LL), MASK_RR_R0, INSTR_RR_R0, 3, 0},
|
/dports/emulators/qemu-devel/qemu-de8ed1055c2ce18c95f597eb10df360dcb534f99/disas/ |
H A D | s390.c | 683 #define INSTR_RR_R0 2, { R_8, 0,0,0,0,0 } /* e.g. spm */ macro 1879 { "spm", OP8(0x04LL), MASK_RR_R0, INSTR_RR_R0, 3, 0},
|