| /dports/sysutils/atf-fvp/arm-trusted-firmware-2.5/plat/intel/soc/stratix10/include/ |
| H A D | s10_memory_controller.h | 40 #define IOHMC_DRAMADDRW_BANK_GRP_ADDR_WIDTH(x) (((x) & 0x0000c000) >> 14) macro
|
| /dports/sysutils/atf-fvp/arm-trusted-firmware-2.5/plat/intel/soc/agilex/include/ |
| H A D | agilex_memory_controller.h | 41 #define IOHMC_DRAMADDRW_BANK_GRP_ADDR_WIDTH(x) (((x) & 0x0000c000) >> 14) macro
|
| /dports/sysutils/atf-sun50i_h6/arm-trusted-firmware-2.5/plat/intel/soc/agilex/include/ |
| H A D | agilex_memory_controller.h | 41 #define IOHMC_DRAMADDRW_BANK_GRP_ADDR_WIDTH(x) (((x) & 0x0000c000) >> 14) macro
|
| /dports/sysutils/atf-sun50i_a64/arm-trusted-firmware-2.5/plat/intel/soc/stratix10/include/ |
| H A D | s10_memory_controller.h | 40 #define IOHMC_DRAMADDRW_BANK_GRP_ADDR_WIDTH(x) (((x) & 0x0000c000) >> 14) macro
|
| /dports/sysutils/atf-sun50i_h6/arm-trusted-firmware-2.5/plat/intel/soc/stratix10/include/ |
| H A D | s10_memory_controller.h | 40 #define IOHMC_DRAMADDRW_BANK_GRP_ADDR_WIDTH(x) (((x) & 0x0000c000) >> 14) macro
|
| /dports/sysutils/atf-rk3399/arm-trusted-firmware-2.5/plat/intel/soc/agilex/include/ |
| H A D | agilex_memory_controller.h | 41 #define IOHMC_DRAMADDRW_BANK_GRP_ADDR_WIDTH(x) (((x) & 0x0000c000) >> 14) macro
|
| /dports/sysutils/atf-rk3399/arm-trusted-firmware-2.5/plat/intel/soc/stratix10/include/ |
| H A D | s10_memory_controller.h | 40 #define IOHMC_DRAMADDRW_BANK_GRP_ADDR_WIDTH(x) (((x) & 0x0000c000) >> 14) macro
|
| /dports/sysutils/atf-sun50i_a64/arm-trusted-firmware-2.5/plat/intel/soc/agilex/include/ |
| H A D | agilex_memory_controller.h | 41 #define IOHMC_DRAMADDRW_BANK_GRP_ADDR_WIDTH(x) (((x) & 0x0000c000) >> 14) macro
|
| /dports/sysutils/atf-rk3328/arm-trusted-firmware-2.5/plat/intel/soc/stratix10/include/ |
| H A D | s10_memory_controller.h | 40 #define IOHMC_DRAMADDRW_BANK_GRP_ADDR_WIDTH(x) (((x) & 0x0000c000) >> 14) macro
|
| /dports/sysutils/atf-rk3328/arm-trusted-firmware-2.5/plat/intel/soc/agilex/include/ |
| H A D | agilex_memory_controller.h | 41 #define IOHMC_DRAMADDRW_BANK_GRP_ADDR_WIDTH(x) (((x) & 0x0000c000) >> 14) macro
|
| /dports/sysutils/atf-fvp/arm-trusted-firmware-2.5/plat/intel/soc/agilex/soc/ |
| H A D | agilex_memory_controller.c | 192 IOHMC_DRAMADDRW_BANK_GRP_ADDR_WIDTH(data); in configure_ddr_sched_ctrl_regs()
|
| /dports/sysutils/atf-sun50i_h6/arm-trusted-firmware-2.5/plat/intel/soc/agilex/soc/ |
| H A D | agilex_memory_controller.c | 192 IOHMC_DRAMADDRW_BANK_GRP_ADDR_WIDTH(data); in configure_ddr_sched_ctrl_regs()
|
| /dports/sysutils/atf-sun50i_a64/arm-trusted-firmware-2.5/plat/intel/soc/agilex/soc/ |
| H A D | agilex_memory_controller.c | 192 IOHMC_DRAMADDRW_BANK_GRP_ADDR_WIDTH(data); in configure_ddr_sched_ctrl_regs()
|
| /dports/sysutils/atf-rk3399/arm-trusted-firmware-2.5/plat/intel/soc/agilex/soc/ |
| H A D | agilex_memory_controller.c | 192 IOHMC_DRAMADDRW_BANK_GRP_ADDR_WIDTH(data); in configure_ddr_sched_ctrl_regs()
|
| /dports/sysutils/atf-rk3328/arm-trusted-firmware-2.5/plat/intel/soc/agilex/soc/ |
| H A D | agilex_memory_controller.c | 192 IOHMC_DRAMADDRW_BANK_GRP_ADDR_WIDTH(data); in configure_ddr_sched_ctrl_regs()
|
| /dports/sysutils/atf-fvp/arm-trusted-firmware-2.5/plat/intel/soc/stratix10/soc/ |
| H A D | s10_memory_controller.c | 221 IOHMC_DRAMADDRW_BANK_GRP_ADDR_WIDTH(data); in configure_ddr_sched_ctrl_regs()
|
| /dports/sysutils/atf-sun50i_h6/arm-trusted-firmware-2.5/plat/intel/soc/stratix10/soc/ |
| H A D | s10_memory_controller.c | 221 IOHMC_DRAMADDRW_BANK_GRP_ADDR_WIDTH(data); in configure_ddr_sched_ctrl_regs()
|
| /dports/sysutils/atf-sun50i_a64/arm-trusted-firmware-2.5/plat/intel/soc/stratix10/soc/ |
| H A D | s10_memory_controller.c | 221 IOHMC_DRAMADDRW_BANK_GRP_ADDR_WIDTH(data); in configure_ddr_sched_ctrl_regs()
|
| /dports/sysutils/atf-rk3399/arm-trusted-firmware-2.5/plat/intel/soc/stratix10/soc/ |
| H A D | s10_memory_controller.c | 221 IOHMC_DRAMADDRW_BANK_GRP_ADDR_WIDTH(data); in configure_ddr_sched_ctrl_regs()
|
| /dports/sysutils/atf-rk3328/arm-trusted-firmware-2.5/plat/intel/soc/stratix10/soc/ |
| H A D | s10_memory_controller.c | 221 IOHMC_DRAMADDRW_BANK_GRP_ADDR_WIDTH(data); in configure_ddr_sched_ctrl_regs()
|